UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor dukbru
Visitor
859 Views
Registered: ‎07-05-2018

Video Deinterlacer AXI-MM interface inconsistent

Jump to solution

Hi,

 

I am trying to use the Video Deinterlacer in the Video Processing Subsystem with the AXI-MM interface to be able to use all algorithms. But it seems to me the interface is generated inconsistent.

It is supposed to be an AXI4 interface as stated in the Video Processing Subsystem PG231.

But some of the signals still seems to be AXI3 as defined in the AXI Interconnect PG059.

I added the picture below to clarify.

The ARLOCK and AWLOCK have a width of 2. This is the AXI3 standard. The AXI4 standard has a width of 1.

But the ARLEN and AWLEN have a width of 8, This is the AXI4 standard.

So it seems to be a mix between AXI3 and AXI4.

 

So my question is:

Is this lock functionality used by the deinterlacer? It is fine for my system to omit this signal as workaround if it is not required. But if it is required, how do I connect it?

deint.PNG

1 Solution

Accepted Solutions
Moderator
Moderator
1,002 Views
Registered: ‎11-09-2015

Re: Video Deinterlacer AXI-MM interface inconsistent

Jump to solution

Hi @dukbru,

 

Good catch! It seems to be an issue with the HLS synthesis.

 

I do not think you will have any trouble. Vivado should consider the interface to be AXI4 so should not connect the upper bit of AxLOCK.

 

I will report this issue to the HLS development team


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
2 Replies
Moderator
Moderator
1,003 Views
Registered: ‎11-09-2015

Re: Video Deinterlacer AXI-MM interface inconsistent

Jump to solution

Hi @dukbru,

 

Good catch! It seems to be an issue with the HLS synthesis.

 

I do not think you will have any trouble. Vivado should consider the interface to be AXI4 so should not connect the upper bit of AxLOCK.

 

I will report this issue to the HLS development team


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
Visitor gnleaf
Visitor
415 Views
Registered: ‎01-07-2019

Re: Video Deinterlacer AXI-MM interface inconsistent

Jump to solution

Can you tell us exactly how to configure Video deinterlacer?

Thanks,

gnleaf

0 Kudos