UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor inventor_1
Visitor
1,027 Views
Registered: ‎07-16-2018

Video PHY NI-DRU problem

Jump to solution

Hi!

How to put Video PHY (HDMI) on xc7a75t-2fgg484. For Video PHY requires 3 clock - TX ref, RX from retimer, NI-DRU clock, - but on the chip 2 MGT ref. clock. If configuring VIDEO PHY in the Wizard settings - NI-DRU Ref Clock Selection select, for example GTREFCLK0, Then the input RX clock will not be used - the module will then work? RX clock with a retimer needed to work at low resolutions? Or just enough NI-DRU clock?

I want detailed information on how to be at all in the situation of receiving video with different resolutions.

 

How to solve this problem?

Tags (3)
0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
932 Views
Registered: ‎10-04-2017

Re: Video PHY NI-DRU problem

Jump to solution

Hi Sergey,

 

This is part of the recommendation to not use an Artix part. If you only have 1 Quad, you can not use a clock from the Quad above or below. (north/south refclk).

 

This means that you can not have a DRU clock, which also means that you will not be able to receive resolutions that use slower clock rates.

 

From PG230:

 

NI-DRU:


This block is used in applications where lower line rates (those below the rates supported
by the respective GTs) are needed. In HDMI, the NI-DRU is enabled when the RX TMDS clock
is below the threshold of the specific GT type.


• GTXE2 Thresholds:
° QPLL = 74.125 MHz
° CPLL = 80.000 MHz


• GTPE2 Thresholds:
° PLL0/1 = 80.000 MHz


• GTHE3, GTHE4 and GTYE4 Thresholds:
° QPLL0 = 61.250 MHz
° CPLL = 50.00 MHz


Note: QPLL1, is not used in NI-DRU mode.

Don't forget to reply, kudo, and accept as solution.

Xilinx Video Design Hub
4 Replies
Moderator
Moderator
957 Views
Registered: ‎10-04-2017

Re: Video PHY NI-DRU problem

Jump to solution

Hi @inventor_1,

 

To start Xilinx does not recommend using Artex devices for HDMI solutions. This is due to clock, fabric and size requirements.

 

I recommend moving to a Kintex or Virtex part.

 

To answer your question:

 

The RX PHY requires 2 clocks. 1 of these clocks is used to run the DRU.

The TX PHY requires 1 clock. (No DRU).

 

If you are using a TX only or RX only design, you will not need all 3 clocks.

If you are using a design with RX, but do not need to support resolutions requiring the DRU, you can remove the DRU clock.

 

Regards,

Sam

 

 

Don't forget to reply, kudo, and accept as solution.

Xilinx Video Design Hub
0 Kudos
Visitor inventor_1
Visitor
948 Views
Registered: ‎07-16-2018

Re: Video PHY NI-DRU problem

Jump to solution

Hi,

Sam

 

How to place on xc7a75tfgg484-2 simultaneously HDMI RX and TX SS if i want to use DRU?

Where to connect in this case DRU clock? MGTREF_CLK0 is connected to TX external clock generator, MGTREF_CLK1 is connected to RX source retimer. On xc7a75tfgg484-2 only one MGT QUAD.

 

Regards,

Sergey

0 Kudos
Moderator
Moderator
933 Views
Registered: ‎10-04-2017

Re: Video PHY NI-DRU problem

Jump to solution

Hi Sergey,

 

This is part of the recommendation to not use an Artix part. If you only have 1 Quad, you can not use a clock from the Quad above or below. (north/south refclk).

 

This means that you can not have a DRU clock, which also means that you will not be able to receive resolutions that use slower clock rates.

 

From PG230:

 

NI-DRU:


This block is used in applications where lower line rates (those below the rates supported
by the respective GTs) are needed. In HDMI, the NI-DRU is enabled when the RX TMDS clock
is below the threshold of the specific GT type.


• GTXE2 Thresholds:
° QPLL = 74.125 MHz
° CPLL = 80.000 MHz


• GTPE2 Thresholds:
° PLL0/1 = 80.000 MHz


• GTHE3, GTHE4 and GTYE4 Thresholds:
° QPLL0 = 61.250 MHz
° CPLL = 50.00 MHz


Note: QPLL1, is not used in NI-DRU mode.

Don't forget to reply, kudo, and accept as solution.

Xilinx Video Design Hub
Moderator
Moderator
858 Views
Registered: ‎11-09-2015

Re: Video PHY NI-DRU problem

Jump to solution

HI @inventor_1,

 

If everything is clear for you, please kindly mark @samk's reply as accepted solution (click on accept as solution while logged in)

 

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos