05-10-2016 08:13 AM
Curious if anyone has gotten this to work. I am feeding 1080i into a Video In to AXI4-Stream IP block and then to the VPSS/Deinterlacer IP block. The Video In to AXI4-Streaming IP is configured as 2 Pixels per Clock, Video Format = YUV 4:2:2, video in = 8 bits, video out = 8 bits, FIFO depth = 1024, Independent Clocks. The VPSS is configured for Deinterlacer Only, 2 Samples per Clock, 8 bits, Maximum number of Pixels is 1920, Maximum number of lines is 1080. Motion Adaptive Deinterlacing is disabled (no external memory interface). I am feeding the Video In to AXI4-Streaming IP block 1080i 4:2:2, 2samples per clock video. I set the registers in the VPSS/DEI as follows: offset 0x30 (Color Format) = 2, Offset 0x10 (Width) = 0x780 (1920), offset 0x18 (Height) = 0x438 (1080). I set offset 0x0 to 0x80 and then to 0x1 per the example driver. Out of the VPSS tready starts off high but when I feed it video it stays high for one frame and then goes low and stays low. My AXIS clock is 200MHz. FPGA is a Kintex 7. "m_axis_tready" feeding the output of the VPSS/DEI is tied high so it's aways ready for data. Any thoughts?
05-11-2016 08:52 AM
First thing I would say is that you really should use the v_proc driver instead of doing direct register writes. The core is designed to be used with the driver because it is a very flexible and dynamic subsystem (comprised of many sub IPs that need to work in harmony) so the driver is needed to manage complexity. In fact, officially the VPSS is only supported if the driver is used.
Also, what's up with tstrb? Strange that it's toggling like that... What's driving that?
05-12-2016 12:09 AM
• Check that the aclk inputs are connected and toggling.
• Check that the AXI4-Stream waveforms are being followed.
05-12-2016 08:37 AM
Eventually we will use the driver. Our design has the processor external to the FPGA and a seperate person is working that. We've done this same thing with other VPSS designs using the Scaler. We ran teh driver code and looked at what it generates and I am replicating that.
I think tstrb is actually tvalid in that picture. Probably because the video is at 74.25MHz and teh AXIS clock is at 200MHz tvalid must toggle.
03-16-2017 09:05 AM
I am seeing the same problem with my project.
I have to set the registers directly as there are no petalinux drivers available for the VPSS yet.
Did the original poster or anyone managed to resolve this?
03-26-2017 08:58 AM