UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer abdelkader
Observer
1,071 Views
Registered: ‎12-06-2011

Video interlacing

Jump to solution

Hi,

 

I am working on a bare metal interlacing architecture. The idea is to load video or image from a TPG or a BRAM, interlace it and save it to a memory or display (in case of using the TPG).

 

I am developing using vivado 2016.3, and the Artix-7 AC701 evaluation board.

 

All of your suggessions and questions are welcome.

 

Thank you in advance

Tags (1)
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
1,251 Views
Registered: ‎11-09-2015

Re: Video interlacing

Jump to solution

Hi @abdelkader,

 

If everything is clear for you on this subject, please kindly mark a reply as solution to close the topic. Else please reply to the topic

 

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
4 Replies
Moderator
Moderator
1,064 Views
Registered: ‎11-09-2015

Re: Video interlacing

Jump to solution

Hi @abdelkader,

 

My question is: What is your question?

 

For you information, I tried to write Recommendations for creating a topic in the Video board in the Video Processing and Connectivity board - Resource topic (see part 5 - even if I recommend you to read the full topic). You might want to read them if you want to get more chance to get the answer you need.

 

Best Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer abdelkader
Observer
1,043 Views
Registered: ‎12-06-2011

Re: Video interlacing

Jump to solution

Thank you for the topic proposition, it's very interesting.

 

My questions are:

 

1- To develop a video interlacing IP in VHDL, are there a support to follow, for a better design?

2- Do i need, a memory to save video data (pixels) before i start the processing?

3- Is is possible to test the IP using block ram and *.coe file, for a first time?

0 Kudos
Xilinx Employee
Xilinx Employee
1,034 Views
Registered: ‎08-01-2007

Re: Video interlacing

Jump to solution

Take a look at this post.  It has an attachment that shows how to use the VDMA to produce a basic interlaced output from a progressive frame.

Chris
Video Design Hub | Embedded SW Support

---------------------------------------------------------------------------
Don’t forget to Reply, Kudo, and Accept as Solution.
---------------------------------------------------------------------------
Highlighted
Moderator
Moderator
1,252 Views
Registered: ‎11-09-2015

Re: Video interlacing

Jump to solution

Hi @abdelkader,

 

If everything is clear for you on this subject, please kindly mark a reply as solution to close the topic. Else please reply to the topic

 

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos