UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant vignesh_econ
Participant
827 Views
Registered: ‎06-19-2018

Zynq ultrascale+ SelectIO ZCU104 Evaluation kit

Jump to solution

In Zynq ultrascale+ SelectIO - MIPI CSI-2 RX PHY, If we using 2-lane mipi dphy interface in one nibble. Then, can we use the other nibble pins in that same byte group as GPIO? 

Tags (3)
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Community Manager
Community Manager
905 Views
Registered: ‎08-08-2007

Re: Zynq ultrascale+ SelectIO ZCU104 Evaluation kit

Jump to solution

In general yes, if you use the CSi-2 RX PHY then the rest of the nibble can be used as GPIO. You would need to use an IOSTANDARD that is compatible with the MIPI IOSTANDARD. Table 1-77: VCCO and VREF Requirements for Each Supported I/O Standard of UG571 lists the Vcco and Vref requirements of each standard to help you understand which standard can be combined. Vivado pin placement also has these rules built in.

http://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf

 

If you are using the ZCU104 board this has a specific pinout, there is a Master Constraints file and you need to stick to the IOSTANDARDs used here. See Appendix B of UG1267

http://www.xilinx.com/support/documentation/boards_and_kits/zcu104/ug1267-zcu104-eval-bd.pdf

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
1 Reply
Highlighted
Community Manager
Community Manager
906 Views
Registered: ‎08-08-2007

Re: Zynq ultrascale+ SelectIO ZCU104 Evaluation kit

Jump to solution

In general yes, if you use the CSi-2 RX PHY then the rest of the nibble can be used as GPIO. You would need to use an IOSTANDARD that is compatible with the MIPI IOSTANDARD. Table 1-77: VCCO and VREF Requirements for Each Supported I/O Standard of UG571 lists the Vcco and Vref requirements of each standard to help you understand which standard can be combined. Vivado pin placement also has these rules built in.

http://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf

 

If you are using the ZCU104 board this has a specific pinout, there is a Master Constraints file and you need to stick to the IOSTANDARDs used here. See Appendix B of UG1267

http://www.xilinx.com/support/documentation/boards_and_kits/zcu104/ug1267-zcu104-eval-bd.pdf

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------