UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
1,733 Views
Registered: ‎08-31-2016

compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

Hi,

 

I want to add compact_gt_ctrl_v1.0 IP into my block design. However it is not available in the vivado IP catalog.

 

Found this block generated as part of the pass-through example design for 12G-SDI on ZCU106. 

 

How can I add and customize this block?

Is there a .tcl script for addition of this custom IP directly into Vivado block design?

 

Thanks,

Vinay Shenoy

Vinay Shenoy
0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
2,250 Views
Registered: ‎11-09-2015

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

Hi @vinay_shenoy,

 

If the helper blocks are not in the IP catalog, there won't be any documentation available.

 

The UHD-SDI-GT is in the IP catalog, its documentation is in PG290.

 

The other are hidden helper cores, only intended to be used in the example design. For some, the HDL might not be encrypted so you might be able to see the sources


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
10 Replies
Voyager
Voyager
1,711 Views
Registered: ‎03-28-2016

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

Assuming the compact_gt_ctlr_v1.0 is a packaged IP. You can copy it from the example design into an IP repository and then add the path to the repository to the IP Catalog.  To add the path, open the "Project Settings", expand the "IP" option and select the "Repository" option.  Add the path to the "IP Repositories" list.

 

Ted Booth - Tech. Lead FPGA Design Engineer
www.designlinxhs.com
Explorer
Explorer
1,703 Views
Registered: ‎08-31-2016

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

Hi,

I want to add it as a block in my block design and do the required connections. 

I've added UHD SDI GT Helper core block through tcl script. Similarly, I believe there could be some way to include this core in block design as well. 

 

Regards,

Vinay

Vinay Shenoy
0 Kudos
Moderator
Moderator
1,654 Views
Registered: ‎11-09-2015

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

HI @vinay_shenoy,

 

Use 2018.1, the UHD-SDI GT is part of the catalog.

 

If the other block is not part of the catalog, it means that the user is expected to design its own block.


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Explorer
Explorer
1,641 Views
Registered: ‎08-31-2016

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution
Hi @florentw

Where can I get information about these helper blocks? Can I get the source code of this block?

I came across KCU116 SDI design lately in PG290 V2.0. I was able to recreate it to ZCU102. But wonder how to get some of the custom block source codes. There's a modified Video Test Pattern generator for SDI used in the example design.

Vinay
Vinay Shenoy
0 Kudos
Moderator
Moderator
2,251 Views
Registered: ‎11-09-2015

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

Hi @vinay_shenoy,

 

If the helper blocks are not in the IP catalog, there won't be any documentation available.

 

The UHD-SDI-GT is in the IP catalog, its documentation is in PG290.

 

The other are hidden helper cores, only intended to be used in the example design. For some, the HDL might not be encrypted so you might be able to see the sources


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
Explorer
Explorer
1,608 Views
Registered: ‎08-31-2016

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution
Hi @florentw,

I want to understand the use and working of compact_gt_ctlr core used in the example design. I wasn't able to find information in any PG/UGs

Any help in this regards is much appreciated

Regards,
Vinay
Vinay Shenoy
0 Kudos
Moderator
Moderator
1,601 Views
Registered: ‎11-09-2015

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

HI @vinay_shenoy,

 

There is not documentation but this is unencrypted HDL so you just have to look into the HDL.


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Explorer
Explorer
1,596 Views
Registered: ‎08-31-2016

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution
Hi @florentw,

I cannot see the HDL for this core. Looks like its encrypted . Following is the IP i am referring to IP VLNV: xilinx.com:module_ref:uhdsdi_gt_ctrl:1.0

Regards,
Vinay
Vinay Shenoy
0 Kudos
Moderator
Moderator
1,593 Views
Registered: ‎11-09-2015

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution

Hi @vinay_shenoy,

 

No it is not uncrypted. It should be in the directory imports in the root directory of the generated example desing


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Explorer
Explorer
900 Views
Registered: ‎08-31-2016

Re: compact_gt_ctlr_v1.0 on Vivado 2017.4

Jump to solution
Hi,

Thank you @florentw. I found the source file in imports folder
Vinay Shenoy
0 Kudos