UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant mojtaba.ahmadi
Participant
2,118 Views
Registered: ‎05-20-2018

z-turn 7z020 board HDMI port access

hi

I am working with MYiR z-turn board MYS-7Z020. I want to work with HDMI port of this board to work with linux GUI. it is possible with default design of the board but I want to have my own design board programming and also working with linux GUI.

I searched a lot but didn't find pin assignments for HDMI port. I know that hdmi connect to FPGA through I2C interface, but I don't know how to send out video streams to HDMI port. in my last designing effort, I used "Video Direct Access Memory" and "AXI-4 Stream to Video Out" (with 24-bit output video data)  IPs in Vivado 2017.3 with pins LCD_DATA1 to LCD_DATA15 pins, but did not get any answer.

please help me to find correct pins for constraint files or give me another solution to access and work with Linux GUI.

 

thank you

Tags (3)
0 Kudos
22 Replies
Contributor
Contributor
1,947 Views
Registered: ‎04-06-2018

Re: z-turn 7z020 board HDMI port access

I might not help but I have the same board and I asked for MYIR a project with a working HDMI and they sent to me , basically using Video Timing , VDMA , and AXI4 Stream to video out to drive  the HDMI IC which is SII902x and requires 24 bits of RGB data / DE / HS / VS / CLK.

project.png
Participant mojtaba.ahmadi
Participant
1,900 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

hello @maikonnascimento

I asked them too and they send me the same project. but it does not work for me and I can not see anything on LCD connected to board by HDMI.

did it work for you? did you change the code or design of this project? I think the .xdc file has problem and change it but this does not help too.

0 Kudos
Participant mojtaba.ahmadi
Participant
1,894 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

this is the constraint file i am using

0 Kudos
Participant mojtaba.ahmadi
Participant
1,883 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

@maikonnascimento

it seems you have added a new module to your project. would you explain me what it is and why you use it?

now, can you see linux GUI by your own board programming and work with?

0 Kudos
Participant mojtaba.ahmadi
Participant
1,879 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

I test image files that MYiR sent me, but just this is shown on screen connected by hdmi to board: "HDMI Out of Range 67.4 KHz / 60 Hz"

I do not know what the problem is.

 

0 Kudos
Contributor
Contributor
1,842 Views
Registered: ‎04-06-2018

Re: z-turn 7z020 board HDMI port access

it is not essential for the HDMI screen, this is just a image processing module.

The project they sent to me , which is called hdmi date 10 aug 17 , and the SD card files w/ fpga bit, devicetree, uImage etc , it worked out-of-box with my FHD TV via the hdmi connection, I had to have connected the z-turn external power tough.

0 Kudos
Contributor
Contributor
1,841 Views
Registered: ‎04-06-2018

Re: z-turn 7z020 board HDMI port access

mine worked out-of-box w a FHD HDMI TV , I installed vivado 2017.1 to compile the project , and for a small 5" inches screen I am having some problems but still showing the image . As long as you are booting from the SD card with the files they sent to you together.
0 Kudos
Participant mojtaba.ahmadi
Participant
1,833 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

@maikonnascimento

so, do you mean this project can not help me to show linux GUI on booting board?

0 Kudos
Contributor
Contributor
1,831 Views
Registered: ‎04-06-2018

Re: z-turn 7z020 board HDMI port access

it is only prompt , you can push images and videos to the screen via /dev/fb as shown in the picture that comes at the sd card ...
is that your question ?
Participant mojtaba.ahmadi
Participant
1,725 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

@maikonnascimento

In fact, I want to have my own FPGA configuration while I access to linux GUI and work with it such as its default boot.

For this, I should have HDMI configuration in my design. I asked from MYiR support and they send me a project that is similar to what you send its picture. but it is not still working and I can not see linux GUI on the screen which connecting to board with HDMI port.

0 Kudos
Contributor
Contributor
1,696 Views
Registered: ‎04-06-2018

Re: z-turn 7z020 board HDMI port access

there is no " linux GUI" in the MYIR project, it is only command line using Kernel , like I said, you use /dev/fb to stream video or show images in the screen/display.
Moderator
Moderator
1,644 Views
Registered: ‎11-09-2015

Re: z-turn 7z020 board HDMI port access

HI @mojtaba.ahmadi,

 

Do you have any updates on this?

 

Does the reply from @maikonnascimento helped you? If yes could you kindly mark it as accepted solution (click on accept as solution button while logged in).

 

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Participant mojtaba.ahmadi
Participant
1,612 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

hello @florentw

unfortunately, mentioned project was not helpful and I am still searching about how to boot up linux GUI on zynq arm core.

I will be glad if help me.

thank you for your attention.

0 Kudos
Moderator
Moderator
1,602 Views
Registered: ‎11-09-2015

Re: z-turn 7z020 board HDMI port access

Hi @mojtaba.ahmadi,

 

Could you clarify what you call "linux GUI"?

 

Is it only the console output?

 

Note that zynq-7000 is used for embedded designs. You might need to enable x11 on your build.


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Participant mojtaba.ahmadi
Participant
1,600 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

dear @florentw

I am talking about linux Desktop, not console.

I am using xillinux 1.3 and want to show desktop on screen connected by HDMI to board.

what is x11 and how should I enable it on my build?

0 Kudos
Moderator
Moderator
1,594 Views
Registered: ‎11-09-2015

Re: z-turn 7z020 board HDMI port access

Hi @mojtaba.ahmadi,

 

If you are using Xillinux, you might want to contact them for info. I do not know what is enabled and what is not


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Moderator
Moderator
1,525 Views
Registered: ‎11-09-2015

Re: z-turn 7z020 board HDMI port access

Hello @mojtaba.ahmadi

 

If your question is answered or your issue is solved, please kindly mark the response which helped as solution (click on "Accept as solution" buton below the reply)

If this is not solved/answered, please reply in the topic giving more information on your current status.

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Participant mojtaba.ahmadi
Participant
1,438 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

@florentw

I want to bring up linux desktop environment when z-turn 7z020 board boots.

through what I searched, I should show it through frame buffer. but I have not succeeded yet.

I have such this design on my PL to have frame buffer. I modify my own device tree, boot.bin, bitstream, uImage and uEnv.txt on SD card for booting of the board. also I copied linux desktop on SD card. the problem is that when x-windows runs, frame buffer  get out of access and desktop is not shown. even I can not take screenshot in terminal; that means desktop is not running.

Capture.PNG

logiCVC is an IP of logibrocks that is a huge driver to do such work, but it is so expensive. I want to do the same work, of course in a simpler manner.

please give me some new ideas.

thank you.

 

0 Kudos
Moderator
Moderator
1,368 Views
Registered: ‎11-09-2015

Re: z-turn 7z020 board HDMI port access

Hi @mojtaba.ahmadi,

 

Could you get the linux log and share it?


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Participant mojtaba.ahmadi
Participant
1,220 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

@florentw

this is linux boot up log after connecting the board to computer via UART, copied from PuTTy:

 

-----------------------------------------------------------------------------------------------------------------------------------------------
U-Boot 2013.10 (Jul 15 2018 - 14:13:09)

Memory: ECC disabled
DRAM: 1 GiB
myir_board_init
MMC: zynq_sdhci: 0
SF: Detected W25Q128BV with page size 256 Bytes, erase size 4 KiB, total 16 MiB
*** Warning - bad CRC, using default environment

In: serial
Out: serial
Err: serial
Net: Gem.e000b000
Hit any key to stop autoboot: 0
Device: zynq_sdhci
Manufacturer ID: 2
OEM: 544d
Name: SE08G
Tran Speed: 50000000
Rd Block Len: 512
SD version 3.0
High Capacity: Yes
Capacity: 7.2 GiB
Bus Width: 4-bit
reading uEnv.txt
395 bytes read in 28 ms (13.7 KiB/s)
Loaded environment from uEnv.txt
Importing environment from SD ...
Running uenvcmd ...
Loading bitstream from SD/MMC/eMMC to RAM..
Device: zynq_sdhci
Manufacturer ID: 2
OEM: 544d
Name: SE08G
Tran Speed: 50000000
Rd Block Len: 512
SD version 3.0
High Capacity: Yes
Capacity: 7.2 GiB
Bus Width: 4-bit
reading 7z020.bit
4045676 bytes read in 406 ms (9.5 MiB/s)
design filename = "design_1_wrapper;UserID=0XFFFFFFFF;Version=2017.3"
part number = "7z020clg400"
date = "2018/07/14"
time = "14:17:05"
bytes in bitstream = 4045564
zynq_load: Align buffer at 100070 to 100000(swap 1)
Copying Linux from SD to RAM...
Device: zynq_sdhci
Manufacturer ID: 2
OEM: 544d
Name: SE08G
Tran Speed: 50000000
Rd Block Len: 512
SD version 3.0
High Capacity: Yes
Capacity: 7.2 GiB
Bus Width: 4-bit
reading uImage
3886416 bytes read in 387 ms (9.6 MiB/s)
reading devicetree.dtb
13955 bytes read in 22 ms (619.1 KiB/s)
## Booting kernel from Legacy Image at 02080000 ...
Image Name: Linux-3.15.0-xilinx
Image Type: ARM Linux Kernel Image (uncompressed)
Data Size: 3886352 Bytes = 3.7 MiB
Load Address: 00008000
Entry Point: 00008000
Verifying Checksum ... OK
## Flattened Device Tree blob at 02000000
Booting using the fdt blob at 0x2000000
Loading Kernel Image ... OK
Loading Device Tree to 1fff9000, end 1ffff682 ... OK

Starting kernel ...

Booting Linux on physical CPU 0x0
Linux version 3.15.0-xilinx (fengyong@fengyong-X550JX) (gcc version 4.6.1 (Sourcery CodeBench Lite 2011.09-50) ) #1 SMP PREEMPT Tue Oct 31 16:58:14 CST 2017
CPU: ARMv7 Processor [413fc090] revision 0 (ARMv7), cr=18c5387d
CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
Machine model: MYIR Z-turn Development Board
cma: CMA: reserved 128 MiB at 27800000
Memory policy: Data cache writealloc
PERCPU: Embedded 8 pages/cpu @e719a000 s9088 r8192 d15488 u32768
Built 1 zonelists in Zone order, mobility grouping on. Total pages: 195088
Kernel command line: console=ttyPS0,115200 root=/dev/mmcblk0p2 rw earlyprintk rootfstype=ext4 rootwait devtmpfs.mount=0
PID hash table entries: 4096 (order: 2, 16384 bytes)
Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
Memory: 640448K/786432K available (5236K kernel code, 261K rwdata, 1616K rodata, 200K init, 207K bss, 145984K reserved, 8192K highmem)
Virtual kernel memory layout:
vector : 0xffff0000 - 0xffff1000 ( 4 kB)
fixmap : 0xfff00000 - 0xfffe0000 ( 896 kB)
vmalloc : 0xf0000000 - 0xff000000 ( 240 MB)
lowmem : 0xc0000000 - 0xef800000 ( 760 MB)
pkmap : 0xbfe00000 - 0xc0000000 ( 2 MB)
modules : 0xbf000000 - 0xbfe00000 ( 14 MB)
.text : 0xc0008000 - 0xc06b9588 (6854 kB)
.init : 0xc06ba000 - 0xc06ec380 ( 201 kB)
.data : 0xc06ee000 - 0xc072f620 ( 262 kB)
.bss : 0xc072f62c - 0xc0763324 ( 208 kB)
Preemptible hierarchical RCU implementation.
Dump stacks of tasks blocking RCU-preempt GP.
RCU restricting CPUs from NR_CPUS=4 to nr_cpu_ids=2.
RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=2
NR_IRQS:16 nr_irqs:16 16
slcr mapped to f0002000
zynq_clock_init: clkc starts at f0002100
Zynq clock init
sched_clock: 16 bits at 54kHz, resolution 18432ns, wraps every 1207951633ns
timer #0 at f0004000, irq=43
Console: colour dummy device 80x30
Calibrating delay loop... 1332.01 BogoMIPS (lpj=6660096)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 2048 (order: 1, 8192 bytes)
Mountpoint-cache hash table entries: 2048 (order: 1, 8192 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
Setting up static identity map for 0x4f18f8 - 0x4f1950
L310 cache controller enabled
l2x0: 8 ways, CACHE_ID 0x410000c8, AUX_CTRL 0x72760000, Cache size: 512 kB
CPU1: Booted secondary processor
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated.
CPU: All CPU(s) started in SVC mode.
devtmpfs: initialized
VFP support v0.3: implementor 41 architecture 3 part 30 variant 9 rev 4
regulator-dummy: no parameters
NET: Registered protocol family 16
DMA: preallocated 256 KiB pool for atomic coherent allocations
cpuidle: using governor ladder
cpuidle: using governor menu
zynq device is 7z020
hw-breakpoint: found 5 (+1 reserved) breakpoint and 1 watchpoint registers.
hw-breakpoint: maximum watchpoint size is 4 bytes.
zynq-ocm f800c000.ocmc: ZYNQ OCM pool: 256 KiB @ 0xf0080000
VCCPINT: 1000 mV
vgaarb: loaded
SCSI subsystem initialized
usbcore: registered new interface driver usbfs
usbcore: registered new interface driver hub
usbcore: registered new device driver usb
media: Linux media interface: v0.10
Linux video capture interface: v2.00
pps_core: LinuxPPS API ver. 1 registered
pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
PTP clock support registered
EDAC MC: Ver: 3.0.0
Advanced Linux Sound Architecture Driver Initialized.
cfg80211: Calling CRDA to update world regulatory domain
Switched to clocksource ttc_clocksource
NET: Registered protocol family 2
TCP established hash table entries: 8192 (order: 3, 32768 bytes)
TCP bind hash table entries: 8192 (order: 4, 65536 bytes)
TCP: Hash tables configured (established 8192 bind 8192)
TCP: reno registered
UDP hash table entries: 512 (order: 2, 16384 bytes)
UDP-Lite hash table entries: 512 (order: 2, 16384 bytes)
NET: Registered protocol family 1
RPC: Registered named UNIX socket transport module.
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
RPC: Registered tcp NFSv4.1 backchannel transport module.
hw perfevents: enabled with ARMv7 Cortex-A9 PMU driver, 7 counters available
futex hash table entries: 512 (order: 3, 32768 bytes)
bounce pool size: 64 pages
jffs2: version 2.2. (NAND) (SUMMARY) © 2001-2006 Red Hat, Inc.
msgmni has been set to 1490
io scheduler noop registered
io scheduler deadline registered
io scheduler cfq registered (default)
dma-pl330 f8003000.dmac: Loaded driver for PL330 DMAC-2364208
dma-pl330 f8003000.dmac: DBUFF-128x8bytes Num_Chans-8 Num_Peri-4 Num_Events-16
e0001000.serial: ttyPS0 at MMIO 0xe0001000 (irq = 82, base_baud = 6249999) is a xuartps
console [ttyPS0] enabled
xdevcfg f8007000.devcfg: ioremap 0xf8007000 to f0068000
[drm] Initialized drm 1.1.0 20060810
brd: module loaded
loop: module loaded
m25p80 spi0.0: found w25q128, expected n25q128
m25p80 spi0.0: w25q128 (16384 Kbytes)
7 ofpart partitions found on MTD device spi0.0
Creating 7 MTD partitions on "spi0.0":
0x000000000000-0x000000080000 : "qspi-boot"
0x000000080000-0x0000000a0000 : "qspi-bootenv"
0x0000000a0000-0x000000500000 : "qspi-bitstream"
0x000000500000-0x000000980000 : "qspi-kernel"
0x000000980000-0x000000990000 : "qspi-devicetree"
0x000000990000-0x000000f90000 : "qspi-rootfs"
0x000000f90000-0x000001000000 : "data"
CAN device driver interface
libphy: MACB_mii_bus: probed
macb e000b000.ethernet eth0: Cadence GEM at 0xe000b000 irq 54 (00:0a:35:00:01:22)
macb e000b000.ethernet eth0: attached PHY driver [Atheros 8035 ethernet] (mii_bus:phy_addr=e000b000.etherne:00, irq=-1)
e1000e: Intel(R) PRO/1000 Network Driver - 2.3.2-k
e1000e: Copyright(c) 1999 - 2014 Intel Corporation.
PPP generic driver version 2.4.2
PPP BSD Compression module registered
PPP Deflate Compression module registered
usbcore: registered new interface driver rtl8192cu
ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
ehci-pci: EHCI PCI platform driver
usbcore: registered new interface driver usb-storage
usbcore: registered new interface driver usbserial
usbcore: registered new interface driver usbserial_generic
usbserial: USB Serial support registered for generic
usbcore: registered new interface driver option
usbserial: USB Serial support registered for GSM modem (1-port)
mousedev: PS/2 mouse device common for all mice
usbcore: registered new interface driver synaptics_usb
ft5x0x_ts_init successful
i2c /dev entries driver
input: ADXL34x accelerometer as /devices/amba.2/e0004000.i2c/i2c-0/0-0053/input/input0
myir_stlm75x_probe()
myir-stlm75x driver initialized successfully!
cdns-i2c e0004000.i2c: 400 kHz mmio e0004000 irq 57
cdns-i2c e0005000.i2c: 400 kHz mmio e0005000 irq 80
cdns-wdt f8005000.watchdog: Xilinx Watchdog Timer at f0074000 with timeout 10s
Xilinx Zynq CpuIdle Driver started
sdhci: Secure Digital Host Controller Interface driver
sdhci: Copyright(c) Pierre Ossman
sdhci-pltfm: SDHCI platform and OF driver helper
mmc0: no vqmmc regulator found
mmc0: no vmmc regulator found
mmc0: SDHCI controller on e0100000.sdhci [e0100000.sdhci] using ADMA
ledtrig-cpu: registered to indicate activity on CPUs
usbcore: registered new interface driver usbhid
usbhid: USB HID core driver
TCP: cubic registered
NET: Registered protocol family 17
can: controller area network core (rev 20120528 abi 9)
NET: Registered protocol family 29
can: raw protocol (rev 20120528)
can: broadcast manager protocol (rev 20120528 t)
can: netlink gateway (rev 20130117) max_hops=1
zynq_pm_ioremap: no compatible node found for 'xlnx,zynq-ddrc-1.0'
zynq_pm_late_init: Unable to map DDRC IO memory.
mmc0: new high speed SDHC card at address fb83
mmcblk0: mmc0:fb83 SE08G 7.21 GiB
mmcblk0: p1 p2
Registering SWP/SWPB emulation handler
fmrfb video mode: 1920x1080-32@60
Console: switching to colour frame buffer device 240x67
fmrfb 0 registered
drivers/rtc/hctosys.c: unable to open rtc device (rtc0)
ALSA device list:
No soundcards found.
status: 0X1F, sii902x.retries: 2
sii902x_poweron
EXT4-fs (mmcblk0p2): warning: mounting fs with errors, running e2fsck is recommended
EXT4-fs (mmcblk0p2): recovery complete
EXT4-fs (mmcblk0p2): mounted filesystem with ordered data mode. Opts: (null)
VFS: Mounted root (ext4 filesystem) on device 179:2.
Freeing unused kernel memory: 200K (c06ba000 - c06ec000)
EXT4-fs error (device mmcblk0p2): ext4_mb_generate_buddy:756: group 1, 9 clusters in bitmap, 8 in gd; block bitmap corrupt.
EXT4-fs error (device mmcblk0p2): ext4_mb_generate_buddy:756: group 9, 12524 clusters in bitmap, 12521 in gd; block bitmap corrupt.
JBD2: Spotted dirty metadata buffer (dev = mmcblk0p2, blocknr = 0). There's a risk of filesystem corruption in case of system crash.
random: init_stage2 urandom read with 76 bits of entropy available
EXT4-fs error (device mmcblk0p2): ext4_mb_generate_buddy:756: group 0, 14585 clusters in bitmap, 14587 in gd; block bitmap corrupt.
JBD2: Spotted dirty metadata buffer (dev = mmcblk0p2, blocknr = 0). There's a risk of filesystem corruption in case of system crash.
EXT4-fs error (device mmcblk0p2): ext4_mb_generate_buddy:756: group 11, 31290 clusters in bitmap, 31286 in gd; block bitmap corrupt.

Ubuntu 12.04 LTS localhost.localdomain ttyPS0

localhost login: root (automatic login)

Last login: Thu Jan 1 00:00:12 UTC 1970 on ttyPS0
Welcome to the Xillinux distribution for Zynq-7000 EPP.

You may communicate data with standard FPGA FIFOs in the logic fabric by
writing to or reading from the /dev/xillybus_* device files. Additional
pipe files of that sort can be set up by configuring and downloading a
custom IP core from Xillybus' web site (at the IP Core Factory).

For more information: http://www.xillybus.com.

To start a graphical X-Windows session, type "startx" at shell prompt.

root@localhost:~#

-----------------------------------------------------------------------------------------------------------------------------------------------

 

after "To start a graphical X-Windows session, type "startx" at shell prompt." the display turns off.

 

0 Kudos
Moderator
Moderator
1,211 Views
Registered: ‎11-09-2015

Re: z-turn 7z020 board HDMI port access

HI @mojtaba.ahmadi,

 

You are using xylibus linus version but not the HW? It might be tight to their HW so you might want to do your own version of Linux...


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Participant mojtaba.ahmadi
Participant
1,206 Views
Registered: ‎05-20-2018

Re: z-turn 7z020 board HDMI port access

@florentw

well, do you have any alternative offer for me? either about linux version, writing driver, using HW and etc.

0 Kudos