UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
7,223 Views
Registered: ‎03-14-2012

AXI_VDMA register address space about xapp739

Hi,  I am confused and need some help.

 

The example design of xapp739 shows us creating a project with axi_vdma and MIG in ISE or in EDK.

 

if creating a EDK project, we can distribute address space for  every IPcore with C_BASEADDR and C_HIGHADDR.

 

But now, if  I creating a ISE project, i know we can access the AXI_VDMA register through AXI_LITE interface, but how can I know these registers BASEADDR?

 

In example design files of xapp739, some source codes is as follows:

 

always @(write_index)
  begin
     case (write_index)
       // AXI VDMA 0 Set Up
       1:  awaddr <= 32'h7E220000;  //AXI_VDMA_0 MM2S_DMACR
       2:  awaddr <= 32'h7E220004;  //AXI_VDMA_0 MM2S_DMASR
       3:  awaddr <= 32'h7E220054;  //AXI_VDMA_0 MM2S_HSIZE
       4:  awaddr <= 32'h7E220058;  //AXI_VDMA_0 MM2S_DLYSTRIDE
       5:  awaddr <= 32'h7E22005C;  //AXI_VDMA_0 MM2S_START_ADDR1
       6:  awaddr <= 32'h7E220060;  //AXI_VDMA_0 MM2S_START_ADDR2
       7:  awaddr <= 32'h7E220064;  //AXI_VDMA_0 MM2S_START_ADDR3
       8:  awaddr <= 32'h7E220030;  //AXI_VDMA_0 S2MM_DMACR
       9:  awaddr <= 32'h7E220034;  //AXI_VDMA_0 S2MM_DMASR
       10: awaddr <= 32'h7E2200A4;  //AXI_VDMA_0 S2MM_HSIZE
       11: awaddr <= 32'h7E2200A8;  //AXI_VDMA_0 S2MM_DLYSTRIDE
       12: awaddr <= 32'h7E2200AC;  //AXI_VDMA_0 S2MM_START_ADDR1
       13: awaddr <= 32'h7E2200B0;  //AXI_VDMA_0 S2MM_START_ADDR2
       14: awaddr <= 32'h7E2200B4;  //AXI_VDMA_0 S2MM_START_ADDR3
       15: awaddr <= 32'h7E220050;  //AXI_VDMA_0 MM2S_VSIZE
       16: awaddr <= 32'h7E2200A0;  //AXI_VDMA_0 S2MM_VSIZE
       default: awaddr <= 32'h00000000;
     endcase
  end

 

 

Where does this BASEADDR "32'h7E220000" come from ? which assign this address space for it ?

 

Thanks!

Tags (1)
0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
7,221 Views
Registered: ‎08-02-2011

Re: AXI_VDMA register address space about xapp739

Please stop cross-posting this same thread to many forums. One post is enough. Take the time to make sure it ends up in the correct place, and the right people will help you answer it.

 

That project has an EDK subproject which instantiates the VDMAs used in the design. This is where the address map is defined for the system. Look at the AXI VDMA instance in the .mhs file and you will see:

 

 PARAMETER C_BASEADDR = 0x7e220000


www.xilinx.com
0 Kudos
Adventurer
Adventurer
7,212 Views
Registered: ‎03-14-2012

Re: AXI_VDMA register address space about xapp739

Thanks for your help.

 

Sorry, I an new for this webcase. I dont know which block  I should post this message. So i posted this message in three bolocks.

 

But now this project is creating in ISE not in EDK. And in ISE porject, there is no this parameter C_BASEADDR.

 

So, I am confused.

 

Thanks.

0 Kudos