UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor kannanunni
Visitor
8,504 Views
Registered: ‎02-10-2016

AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

I'm working on ML605 board to build a video base system.

i'm having avnet HDMI board for connecting video input to board, and having IP's such as video in to AXIS , VTC, chroma resampler, Ycrcb to RGB conveter and AXIS to Video out. all the output till AXIS to Video out are perfect, i think(seen via chipscope).

but there is no output from AXIS to Video out IP and it's locked status doesn't go high. i'm configured it master mode because there is no video processing element(such as vdma,scalar etc.) in the processing path.

vtc is configure for a resolution of 1080p.

so what is reason that the core doesn't provide video output?

 

please help me to rectify the problem..

Capture.PNG
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
15,930 Views
Registered: ‎08-02-2011

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

Oh okay, good! That sounds like the timing is right, but the data is just all zeros somewhere. That's generally easier to track down with chipscope.

www.xilinx.com
0 Kudos
8 Replies
Xilinx Employee
Xilinx Employee
8,476 Views
Registered: ‎08-02-2011

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution
Have you searched the forums for this? This particular issue is discussed quite a bit.
www.xilinx.com
0 Kudos
Visitor kannanunni
Visitor
8,452 Views
Registered: ‎02-10-2016

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

yes.

 

i covered almost topics regarding this and tried all. but no result.

i'm doing it in ISE 14.6, but i got it in vivado 2014.4 for kc705.

my requirement is to work it in ML605.

 

-- there is no video processing core(vdma , scalar ) in my path.

-- so i configured AXIS to Vout IP in master mode and drive the gen_clken of VTC with '1'( do not feedbacked vtg_ce).

-- is any other critical requiremnt for this design?

 

please give valuable suggessions..

 

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
8,418 Views
Registered: ‎08-02-2011

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

Oh okay, great! That's a good start.

 

Is the video source live or TPG? If it is live video, the AXIS to Video Out should be in slave mode and gen_clken connected to vtg_ce.

www.xilinx.com
0 Kudos
Visitor kannanunni
Visitor
8,304 Views
Registered: ‎02-10-2016

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

it's live video.

 

first i connect as per the product guide document ie; feedbacked vtg_ce and held IP in slave mode.

at this time also no video coming at the output side but output display is getting turned ON (with out any video, i think it's because of output video clock is coming properly)

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
8,282 Views
Registered: ‎08-02-2011

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

Okay yeah, if you have live video input, then you should be in slave mode with vtg_ce connected.

 

Is the display turning on and detecting some resolution? If so, this means the timing is good and it's just the data that's wrong.

 

Or if the display is toggling off/on, this often means the timing (and/or pixel clock) is wrong.

www.xilinx.com
0 Kudos
Visitor kannanunni
Visitor
8,270 Views
Registered: ‎02-10-2016

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

Yeah..

the display is turned ON with no video(black screen with backlight turned ON).

what you mean by error in data? can you detail that??

 

i'm not using any custom code in my design except for the HDMI card( we used a code to convert the O/P of FMC imageon board to YUV422) .

 

i;m attaching the top level code for the reference..

0 Kudos
Xilinx Employee
Xilinx Employee
15,931 Views
Registered: ‎08-02-2011

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

Oh okay, good! That sounds like the timing is right, but the data is just all zeros somewhere. That's generally easier to track down with chipscope.

www.xilinx.com
0 Kudos
Visitor kannanunni
Visitor
8,250 Views
Registered: ‎02-10-2016

Re: AXIS to Video out IP core's locked pin doesn't go high and No video output from the core

Jump to solution

ok

thank you for your reply..

 

the problem is resolved..

i made a software reset to FMC module and the proceed , it works properly..

thank you..

0 Kudos