UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor marahman
Visitor
11,085 Views
Registered: ‎02-03-2014

Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T

Hello,

 

I have to implement a design that uses at least 80% of the slices available on V5. What is the best way to achieved it? Is there an example design available that uses 80% or more of the logic?

 

  Number of Slice

  Number of Slice LUTS

  Number of Slice LUT-Flip Flop pairs

 

Thanks for any comments and ideas.

0 Kudos
7 Replies
Community Manager
Community Manager
11,081 Views
Registered: ‎07-23-2012

Re: Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T

I don't have a design that meets your requirement.

I would advise you to first create the design and then based on the over utilization or timing issues modify the design.

-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.
0 Kudos
Scholar pratham
Scholar
11,076 Views
Registered: ‎06-05-2013

Re: Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T

Hello,

Why do you need with 80 per utilization example design?

There are no example designs available

-Pratham

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Visitor marahman
Visitor
11,070 Views
Registered: ‎02-03-2014

Re: Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T

Hello Pratham,

 

One of the requirements from our customer is to fill up the devices logic 80% and then do some testing. So looking at ways how to fill up the FPGA logic .....probably maybe keep instantiating repeatedly until resources are exhausted but that could be tedious to achieve 80% logic coverage.

 

 

thanks,

Muhammad

0 Kudos
Scholar pratham
Scholar
11,065 Views
Registered: ‎06-05-2013

Re: Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T

Hello,

Then i think you should design your own
-Pratham

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Visitor marahman
Visitor
11,057 Views
Registered: ‎02-03-2014

Re: Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T

True. But any ideas on ways to fillup the logic easily .....any starter design that i can leverage to achieve high logic usuage?

 

Thanks a lot for you commments.

 

thanks,

Muhammad

0 Kudos
Historian
Historian
11,050 Views
Registered: ‎02-25-2008

Re: Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T


@marahman wrote:

True. But any ideas on ways to fillup the logic easily .....any starter design that i can leverage to achieve high logic usuage?

 

Thanks a lot for you commments.

 

thanks,

Muhammad


Big fscking counter?

----------------------------Yes, I do this for a living.
0 Kudos
Moderator
Moderator
11,009 Views
Registered: ‎02-16-2010

Re: Designs that maximizes (80%)slice and LUT usage, Virtex -5 XCVFX70T

Hi,

 

Check if the attached module helps.

 

Thanks,

Srinadh

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos