UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor nithinks1
Visitor
7,719 Views
Registered: ‎08-07-2015

FPGA input and output question


Hello ,

    One suggestion I need.

 

I am using TWO FPGA Boards here.

I am using Virtex 7 FPGA (xc7v2000tflg1925)

 

Few pins of two FPGA's would be interconnected when I stack them together.

 

All the Logic will be present in FPGA1.

I want to just route the signals using second FPGA (FPGA2)

The path will be as below

 

Output signals from FPGA1 ---> input to FPGA2 --> output on FPGA2

Input signals to FPGA1  <-- output from FPGA2 <--- input to FPGA2

 

Even I want to route clock and reset signals!

 

Second FPGA, I want to just use for getting signals on one port and send it on other port!

There will no logic in FPGA2!

 

Can I do this??

Has anybody done this anytime?

 
Thanks and Regards,
Nithin K S
0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
7,717 Views
Registered: ‎04-16-2012

Re: FPGA input and output question

Hi @nithinks1

 

Yes, you can forward the signals through the FPGA2.

For clock forwarding use ODDR2.

 

Thanks,

Vinay

--------------------------------------------------------------------------------------------
Have you tried typing your question in Google? If not you should before posting. Also, MARK this is as an answer in case it helped resolve your query/issue.Give kudos to the post that helped you to find the solution.
0 Kudos
Visitor nithinks1
Visitor
7,714 Views
Registered: ‎08-07-2015

Re: FPGA input and output question

@vuppala thanks for that!

 

Yes, I am planning to forward the clock using ODDR2 Buffers.

 

Can I forward the normal Signals using simple verilog assign statements?

 

 

Thanks,

Nithin K S

 

 

 

 

0 Kudos
Moderator
Moderator
7,648 Views
Registered: ‎02-16-2010

Re: FPGA input and output question

Can I forward the normal Signals using simple verilog assign statements?
Yes.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos