UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant boneswu
Participant
2,425 Views
Registered: ‎08-18-2009

How to report a dedicated timing path with clock latency information

Hi,

 

If I report clock to clock, ISE would worst timing path

There is a too large report to find out the target path.

 

If I report with OFFSET, report would not show clock latency information.

 

How to report a dedicated timing path with clock latency information?

 

Thanks!

 

0 Kudos
1 Reply
Explorer
Explorer
2,413 Views
Registered: ‎02-27-2010

Re: How to report a dedicated timing path with clock latency information

You can specify a timing constraint involving specific registers as sources and destinations as well as filter results in the interactive Timing Analyzer tool.  The Timing Analyzer GUI does a great job of allowing you to parse through long reports.  Even if you do command-line batch processing, investigating the Timing Analyzer interactive tool will help significantly.
0 Kudos