UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer aliasnikhil
Observer
2,762 Views
Registered: ‎06-06-2012

LVDS clock from Virtex-6

Hello,

 

I want to test my DAC ASIC using Virtex-6 FPGA and the ML605 Evaluation board. The test setup (see attached .png file), as suggested in application note XAPP1071, requires me to send out a clock from DAC. But since I am using only LVDS receivers and DAC on my ASIC, I do not want to build transmitter for transmitting clock from my DAC. 

 

I want to give clock from Virtex-6 back to it in LVDS form. In other words, I want to generate a clock of desired frequency on the FPGA itself and route it back to the FPGA, considering it as clock output from my DAC.

 

1) Can anyone suggest how I can generate clock and feed it back?

2) Do I have any control on the clock frequency as well?

 

Thanks.

 

FPGA test setup.PNG
0 Kudos