UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer bujosa
Observer
4,255 Views
Registered: ‎05-24-2011

PCIE v2.3 coregen does not give pin numbers in ucf

 
Tags (2)
0 Kudos
4 Replies
Observer bujosa
Observer
4,248 Views
Registered: ‎05-24-2011

Re: PCIE v2.3 coregen does not give pin numbers in ucf

 
0 Kudos
Teacher rcingham
Teacher
4,242 Views
Registered: ‎09-09-2010

Re: PCIE v2.3 coregen does not give pin numbers in ucf

So, solved or not?

------------------------------------------
"If it don't work in simulation, it won't work on the board."
0 Kudos
Observer bujosa
Observer
4,234 Views
Registered: ‎05-24-2011

Re: PCIE v2.3 coregen does not give pin numbers in ucf

Not solved.  I still do not know which pins to connect the reference clock to.  There are two pair choices MGTREFCLK1P_113/MGTREFCLK1N_113  or MGTREFCLK0P_113/MGTREFCLK0N_113. 

 

If there is a document somewhere that translates what I see in the ucf to actual pin numbers that would be great.

 

Anyone know why my text does not show up in the post?  The "wrong forum" tag may have something to do with it.  It would be helpful to let me know what the correct  forum is.

0 Kudos
Teacher rcingham
Teacher
4,229 Views
Registered: ‎09-09-2010

Re: PCIE v2.3 coregen does not give pin numbers in ucf

Probably the Packaging and Pinout Specification for whichever family of FPGAs you are using. For Virtex-5 it is UG195.

There is a PCIe-specific forum:
http://forums.xilinx.com/t5/PCI-Express/bd-p/PCIe

------------------------------------------
"If it don't work in simulation, it won't work on the board."
0 Kudos