We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer wcdtom
Registered: ‎09-30-2014

PLL on Virtex-5

  Hello, I am trying to realize SFI interface using the code in XAPP856. The system need two clock source (200MHz and 625MHz), but my PCB only has one clock source (125MHz). I want to use PLL to generate the other two clock source.


  The following code shows the method I try to use:


clk_200 clk_200
clk_625  clk_625


  Above, clk_200 and clk_625 are the PLL I set. When translate, there are following errors reported:


ERROR:NgdBuild:770 - IBUFG 'clk_625/CLKIN1_IBUFG_INST' and BUFG
   'clk_200/CLKOUT1_BUFG_INST' on net 'CLK_125_W' are lined up in series.
   Buffers of the same direction cannot be placed in series.
ERROR:NgdBuild:924 - input pad net 'CLK_125_W' is driving non-buffer primitives:


Can these problems be solved? How to solve it.


0 Kudos
1 Reply
Registered: ‎02-16-2010

Re: PLL on Virtex-5

If you are connecting the output of one pll to the second, you will need to remove the IBUFG instantiation in the second PLL module.

Please remove the IBUFG in clk_625 instance of the PLL and connect input net to the IBUFG to output net.
Don't forget to reply, give kudo and accept as solution
0 Kudos