cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
9,732 Views
Registered: ‎05-30-2014

Possible Vertex-5's Damage

I have a board that has the XQ5VLX220T and the XQ5VFX130T FPGA’s on it. I have a situation where there has been some ±2V ringing on the 3.3v lines. The duration of the pulse is 30us. I am trying to determine if the FPGA’s have been damaged.  Any help, thoughts, suggestions would be appreciated.

0 Kudos
3 Replies
Highlighted
Scholar
Scholar
9,727 Views
Registered: ‎02-27-2008

bp,

 

If you exceeded the absolute maximum ratinmgs in Table 1, then all bets are off (damage has very probably occurred which will lead to immediate failure, or a sooner than expected failure).


+/- 2.0 volts at the silicon itself is entirely unlikely, however.  If that was the voltage at the IO pin, the voltage at the die itself is clamped by the intrinsic body diodes of the output nmos and pmos stacks to about a diode drop.

 

Measuring the voltage at the pin of the package with as short as possible loop for the signal and the ground (less than 1mm for each) is non-trivial (usually requires a very special high speed, low inductance probe setup).


Injecting more than 200 mA on all IO's, or more than 100 mA on a bank may cause IO latchup, and immediate failure.


Given that did not happen, I would simulate the IO (using the IBIS models, and your PCB traces and connected loads) and see EXACTLY what the internal IO at the die is doing, in both current, and voltage.

 

It may be you have no problem at all (beside a lousy signal intergity situation which may lead to data errors or other problems, but results in no damage to the device).

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Highlighted
Visitor
Visitor
9,714 Views
Registered: ‎05-30-2014

Austin,

 

Thanks for the quick response. The ripple was on the power supply line was measured at the power supply. It was not on the I/O lines.  If that helps. I noticed a power-on/off power supply sequencing calculation for the Vertex-7.  It there an equivalent for the Vertix-5's?

 

BP

0 Kudos
Highlighted
Scholar
Scholar
9,696 Views
Registered: ‎02-27-2008

bp,

 

Yes, the preferred sequence is in the data sheet.  Using a non-preferred sequence may result in IO pins glitching while powering ON.  The suggested sequence precludes that happening.

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos