cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
8,182 Views
Registered: ‎10-08-2008

Problem with IBERT

Hi.

 

I have problem using IBERT core. I'm working with Virtex5 xc5vfx70t-3ff1136 device. I want to use three MGTs(X0Y5, X0Y6, X0Y7) in IBERT core. I'm using system clock at 32 MHz and referent clock at 156.25 MHz. Target line rate is 6.25 Gbps. ChipScope detected one IBERT core and prompt message : "The user clock s not running. Cannot write to or read from IBERT core. Please reconnect the user clock and reconfigure the device". I also use IBERT with one and two MGTs with same and lower speeds but I didn't have this problem.

 

Can anybody tell me why is this happening?

 

Thanks,

Emil

0 Kudos
6 Replies
Xilinx Employee
Xilinx Employee
8,175 Views
Registered: ‎01-03-2008

Based on your description it sounds like either your 32 MHz clock is disabled or you assigned the clock input to the wrong pin of the device.
------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos
Highlighted
Visitor
Visitor
8,170 Views
Registered: ‎10-08-2008

But designs with one or two MGTs work with same clock connected on same pin. I'm measured with scope on oscilaotr pin and clock is OK.

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
8,162 Views
Registered: ‎01-03-2008

Have you verified using the PAD report file that the clock pin was correctly assigned?  Does the pin match the working designs with 1 or 2 MGTs?
------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos
Highlighted
Visitor
Visitor
8,137 Views
Registered: ‎10-08-2008

This is line from .pad file :

            AH15|DCLK_IPAD<0>|IOB|IO_L5P_GC_4|INPUT|LVCMOS25*|4||||NONE||LOCATED||NO|NONE|

 

Pin assignament is same for all design, working and not working.

0 Kudos
Highlighted
Visitor
Visitor
6,137 Views
Registered: ‎06-07-2012

you probably need to adjust user clock connections on tab 1
i.e. when using MGT X0Y0 and X0Y1 it is helpful to connect both user clocks to the X0Y1 buffer
Tags (1)
0 Kudos
Highlighted
Voyager
Voyager
6,128 Views
Registered: ‎04-02-2011


 

I have problem using IBERT core. I'm working with Virtex5 xc5vfx70t-3ff1136 device. I want to use three MGTs(X0Y5, X0Y6, X0Y7) in IBERT core. I'm using system clock at 32 MHz and referent clock at 156.25 MHz. Target line rate is 6.25 Gbps. ChipScope detected one IBERT core and prompt message : "The user clock s not running. Cannot write to or read from IBERT core. Please reconnect the user clock and reconfigure the device". I also use IBERT with one and two MGTs with same and lower speeds but I didn't have this problem.

 

Can anybody tell me why is this happening?


 

 

Following mcgett's suggestion if your clock is ok as you verified wih osscillator.

 

is it possible for you to echange the MGT locations for working & non working and recheck it  ?

 

is the gtreset working propely of your not working MGT?

 

Or else try with sigawalt's post most probably will help in sorting out your issue.

 

 

0 Kudos