UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor zincbear
Visitor
4,198 Views
Registered: ‎06-03-2009

Virtex 5-ML505 Evaluation Board: Configure differential TXP and TXN into Single-ended outputs?

Jump to solution

Hi all,

 

I am new to FPGAs.  We have been looking for ways to configure the TXP and TXN (SMA outputs) to be single-ended rather than differential 200 Mbps data streams.  While we are able to adjust the data rate (200 Mbps, 1 Gbps, or 1.5 Gbps), we are unable to configure it to be single-ended.  Does Virtex 5, or the ML505 eval board support this possibility at all?

 

 

Thanx!

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
5,195 Views
Registered: ‎01-03-2008

Re: Virtex 5-ML505 Evaluation Board: Configure differential TXP and TXN into Single-ended outputs?

Jump to solution
The GTP TXP/TXN outputs and RXP/RXN inputs are always differential
Message Edited by mcgett on 06-03-2009 09:21 PM
------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
5,196 Views
Registered: ‎01-03-2008

Re: Virtex 5-ML505 Evaluation Board: Configure differential TXP and TXN into Single-ended outputs?

Jump to solution
The GTP TXP/TXN outputs and RXP/RXN inputs are always differential
Message Edited by mcgett on 06-03-2009 09:21 PM
------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos