cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Scholar
Scholar
9,196 Views
Registered: ‎06-23-2013

Virtex UltraScale I/O DLLs and Fractional PLLs

The UltraScale clocking guide (UG572--Dec 2013) describes the new CMT's with 1 MMCM and 2 PLLs.  It even notes that: "The PLL’s primary purpose is to provide clocking to the PHY I/Os."  

 

But that clocking guide does not talk about I/O DLL's and Fractional PLL's mentioned on the product table:

http://www.xilinx.com/publications/prod_mktg/ultrascale-virtex-product-table.pdf

 

So as I read it, an XCVU080 is going to have 16 CMT's--which means 32 PLL's--and 64 DLL's.  That is a lot of clocking resources for I/O.  What about clock deskew (aka, clock feedback)?  Are only the 16 MMCM's able to do clock deskew?

 

Is there another guide available so we can read more about DLL's and fractional PLL's?

 

Regards,

Daniel

 

0 Kudos
2 Replies
Highlighted
Adventurer
Adventurer
9,102 Views
Registered: ‎11-12-2009

Did you find an answer to this?

0 Kudos
Highlighted
Scholar
Scholar
9,097 Views
Registered: ‎06-23-2013

Not yet.  I presume that documentation isn't ready yet.

 

Daniel

 

0 Kudos