Hi
The RST signal is an active-High reset and is synchronous to the input clock signal (C) which you can drive to the idelay instantiation.
You can refer the language templetes or the doc below for more details.
http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_4/virtex6_hdl.pdf
Regards,
Satish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful.
---------------------------------------------------------------------------------------------
