UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply
Highlighted
Visitor
Posts: 4
Registered: ‎09-25-2018
Accepted Solution

How to set the SLEWRATE of FPGA?

How to set the  SLEWRATE of FPGA in constraint file(for example, virtex 7)? 

Thanks


Accepted Solutions
Moderator
Posts: 960
Registered: ‎09-15-2016

Re: How to set the SLEWRATE of FPGA?

Hi @dabangking

 

You can set Slew rate attributes ‘ FAST’ and ‘SLOW’ in xdc as below.

set_property SLEW FAST|SLOW [get_ports port_name]

 

Refer UG471 for more info.

Regards
Rohit
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

View solution in original post


All Replies
Moderator
Posts: 960
Registered: ‎09-15-2016

Re: How to set the SLEWRATE of FPGA?

Hi @dabangking

 

You can set Slew rate attributes ‘ FAST’ and ‘SLOW’ in xdc as below.

set_property SLEW FAST|SLOW [get_ports port_name]

 

Refer UG471 for more info.

Regards
Rohit
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

How to set the SLEWRATE of FPGA?

Accepted Solution Solved