UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor dabangking
Visitor
266 Views
Registered: ‎09-25-2018

How to set the SLEWRATE of FPGA?

Jump to solution

How to set the  SLEWRATE of FPGA in constraint file(for example, virtex 7)? 

Thanks

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
256 Views
Registered: ‎09-15-2016

Re: How to set the SLEWRATE of FPGA?

Jump to solution

Hi @dabangking

 

You can set Slew rate attributes ‘ FAST’ and ‘SLOW’ in xdc as below.

set_property SLEW FAST|SLOW [get_ports port_name]

 

Refer UG471 for more info.

Regards
Rohit
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

0 Kudos
1 Reply
Moderator
Moderator
257 Views
Registered: ‎09-15-2016

Re: How to set the SLEWRATE of FPGA?

Jump to solution

Hi @dabangking

 

You can set Slew rate attributes ‘ FAST’ and ‘SLOW’ in xdc as below.

set_property SLEW FAST|SLOW [get_ports port_name]

 

Refer UG471 for more info.

Regards
Rohit
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

0 Kudos