UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer jimmystone
Observer
2,508 Views
Registered: ‎05-17-2010

MIG Addressing issue

Hi, All

 

I am using MIG DDR2 in V5 device. And I have a little questions of MIG addressing

 

Suppose my MIG is 64bit, and burst length is 4  and I want to write continuous space in memory

How should I increase the app_af_addr?

Must the app_af_addr 4QW align?

 

Thanks

 

 

Tags (1)
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
2,472 Views
Registered: ‎10-23-2007

Re: MIG Addressing issue

I'm not sure what you mean by 4QW.  In general, the MIG V5 DDR2 design just passes through the full address to the memory.  Thus, you'd want access addresses 0, 4, 8, 12, 16 (in decimal) and so on to write to the continuous address space.

 

0 Kudos