01-28-2010 07:31 AM
I'm trying to implement XAUI on the Virtex5 TX150T using Xilinx XAUI core v9.1. There is a number of XAUI interfaces on our board, some of them are connected to transceivers on the left side of the FPGA, some to the right. Clocking is done by 156.25MHz oscillators connected to MGT's dedicated clock pins and I checked by scope that all clock sources are OK. On the right side of the FPGA (even numbered MGTs), all transceivers are working fine. But on the left side, PLLs inside GTX_DUALs do not generate clocks (REFCLKOUT does not toggle).
01-28-2010 08:05 AM
There shouldn't be any difference between the left side and right side implementations. Not getting a REFCLKOUT from the MGT indicates that this is a major failure.
I would suggest the following:
1) Double check the UCF locations of the REFCLK and MGTs against your schematic
2) Verify that the correct power levels are present on the left side MGTs both on the board and in your schematic
02-03-2010 03:36 PM
Is the reference clock coming into one of the GTXs that is instantiated in the design? If it's not and you need the clock to route through other transceivers, you will need to make sure that they are instantiated and powered correctly. Nothing has to be done with these instances and they can be powered down for the most part, keeping REFCLKPWRDNB tied high. The GTX user's guide has instructions for how each tile needs to be powered when used for routing a clock.