UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

启用 2 的 PIPELINE STAGE 时,PIPE 仿真失败

回复
Highlighted
Administrator
发帖数: 511
注册日期: ‎02-01-2013

启用 2 的 PIPELINE STAGE 时,PIPE 仿真失败

AR# 70061: UltraScale FPGA Gen3 Integrated Block for PCI Express (Vivado 2017.3) — 启用 2 的 PIPELINE STAGE 时,PIPE 仿真失败

UltraScale FPGA Gen3 Integrated Block for PCI Express (Vivado 2017.3) — 启用 2 的 PIPELINE STAGE 时,PIPE 仿真失败

 

解决方案请登录: https://china.xilinx.com/support/answers/70/7006/70061.html