UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
626 Views
Registered: ‎10-12-2018

[BD 41-967] stream interface is not associated to any clock pin. It may not work correctly.

Hi,

I have an included RTL module in my blockdesign using the following menu:

image.png

My module has several AXI-STREAM interface:

image.png

These stream interfaces uses the same clock and reset (M_AXIS_ACLK) (The AXI-Lite interface has separate dedicated clock and reset)

The module works properly, but I always get a warning that no associated clock found for these stream interfaces.

image.png

I get this warning even if I set the Clock domain for each stream interface by double clicking on them.

How can I eliminate these warnings?

Is there any HDL atttribute, or constraint, or naming convention, or should I implement as many clock ports as stream interface.

 

Tags (2)
0 Kudos
3 Replies
Teacher xilinxacct
Teacher
617 Views
Registered: ‎10-23-2018

Re: [BD 41-967] stream interface is not associated to any clock pin. It may not work correctly.

@betontalpfa

Your picture is very zoomed in... Are you saying you have attached both master and 'slave' clocks, and still get the warning?

If suspect the slave is not connected. (If you didn't use the slave, that master may still be functional.)

If so, please mark as solution accepted (and Kudos accepted).

0 Kudos
Explorer
Explorer
599 Views
Registered: ‎10-12-2018

Re: [BD 41-967] stream interface is not associated to any clock pin. It may not work correctly.

Hi @xilinxacct

As I mentioned the IP works properly, (all interfaces are connected properly)

Note, that I get warning only for the four SLAVE AXI-STREAM interface. (The Lite interface has a separate, dedicated clock, which is found by the tool) And the MASTER STREAM interface also found the clock, because the naming convention.

But I use the same clock on the master and slave stream ports (this module doesnt do a clock convertion) and therefore, the slave interfaces cannot find the clock by default based on the names.

My question is that is there any way to say to Vivado which interface uses which clock. To eliminate warnings.

0 Kudos
Teacher xilinxacct
Teacher
594 Views
Registered: ‎10-23-2018

Re: [BD 41-967] stream interface is not associated to any clock pin. It may not work correctly.

@betontalpfa

If I understand you now... You know the design is good and you just want to silence the warning message...

YES... You can use the set_msg_config command

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_3/ug835-vivado-tcl-commands.pdf

0 Kudos