cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
10,707 Views
Registered: ‎01-13-2012

Chipscope ILA clock not armed or triggered

Jump to solution

Hi,

 

I recreated the memory controller interface for Virtex 5 board (XUPV5-LX110T) and added a chipcope ICON and ILA core. I have recreated the original tutorial and made sure that the design sources are exactly the same. I can generate the bit stream and dump it on the FPGA. Opening Chipscope, it can identify an ILA core. However, I cannot trigger the sampling as it looks like the ILA clock is not driven. I get the following message: " waiting for core to be armed, slow or stopped clock". The interesting thing is that the precompiled bitstream (from the tutorial) can be dumped on the FPGA and triggered. In other words, I can collect samples from the pre-compiled bit stream. I would like to know what could be the issue with my bitstream. I have tried the following things:

 

1. I tried to reuse the ucf files from the precompiled bit stream but I get a bunch of errors from the synthesis. The part that I can reuse is the IO standards. However, that does not help.

 

2. Tried inserting the ILA and ICON cores using both chipscope pro generator and insertor.

 

3. Tried to route different clock signals to the ILA clock port. Still cannot trigger the sampling.

 

Is there a way to check if the ILA core ports are connected. To this end, I have put in the 

synthesis syn_black_box syn_noprune = 1

for the ILA and ICON cores.

 

Any suggestions will be helpful.

 

I am using Chipscope Pro 14.4 and Xilinx ISE 14.4.


Thanks

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Adventurer
Adventurer
20,286 Views
Registered: ‎01-13-2012

Thanks. I used the ucf file provided by the mig design to narrow down the problem.

View solution in original post

0 Kudos
2 Replies
Highlighted
Moderator
Moderator
10,696 Views
Registered: ‎07-01-2015

Hi @anikau31,

 

  1. Are you resetting the clock signal by chance? For e.g.; you are connecting output of DCM to ILA clock. So resetting DCM itself resets the clock. So you will get a slow clock warning.
  2. Which pin of FPGA you are connectiong to ILA clock? Is it free running clock?

 

Thanks,
Arpan

Thanks,
Arpan
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Adventurer
Adventurer
20,287 Views
Registered: ‎01-13-2012

Thanks. I used the ucf file provided by the mig design to narrow down the problem.

View solution in original post

0 Kudos