cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
3,402 Views
Registered: ‎04-26-2018

Debug Error "[Labtools 27-3428] Ila core [hw_ila_0] clock has stopped. Unable to arm ILA core."

Jump to solution

Hello,

I have added an vivado's "Integrated Logic Analyzer" in my block design. My block design is contained of many other sub-blocks. I placed the ILA in one of the sub-blocks to debug the internal signals. After creating hardware wrapper, synthesizing, implementation and Bitstream generation, i programmed the Artix 7 FPGA.

My debug core is available with all probes, but when i press "Trigger" to view signals, i face the following error.

 

 "[Labtools 27-3428] Ila core [hw_ila_0] clock has stopped. Unable to arm ILA core."

 

Please guide me where is the issue.

The debug ila core was automatically instantiated by Vivado.

 

Thank you in Advance!

debug.JPG
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
3,376 Views
Registered: ‎02-09-2017

Hi @naeemahmad,

 

Could you please share the model of the device that you are using?

 

In addition, could you try to open up the Elaborated Design or Synthesized block diagram and verify which clock is connected to the ILA? Is it the same clock being used for the rest of the logic? (share a screenshot if possible).

 

You can also try to insert the ILA after the Synthesis, using the Set Up Debug Wizard (but the way you did should work as well).

 

Thanks,

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

2 Replies
Highlighted
Moderator
Moderator
3,377 Views
Registered: ‎02-09-2017

Hi @naeemahmad,

 

Could you please share the model of the device that you are using?

 

In addition, could you try to open up the Elaborated Design or Synthesized block diagram and verify which clock is connected to the ILA? Is it the same clock being used for the rest of the logic? (share a screenshot if possible).

 

You can also try to insert the ILA after the Synthesis, using the Set Up Debug Wizard (but the way you did should work as well).

 

Thanks,

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

Highlighted
Visitor
Visitor
3,349 Views
Registered: ‎04-26-2018

Hello @anunesgu,

Thanks a lot. It was problem with my hardware. It was not generating clock input for the ILA.

I rechecked and now it is working.

Kind regards

Naeem

 

0 Kudos