UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor metalalive
Visitor
8,073 Views
Registered: ‎06-25-2012

ERROR:PhysDesignRules when executing Bitgen with ML605 Xilinx EDK 13.1

Hi , when executing Bitgen , I got the following errors with ML605 , Xilinx EDK 13.1,

and I also using Chipscope with my custom IP .

 


ERROR:PhysDesignRules:2105 - Issue with pin connections and/or configuration on
block:<jaip_0/jaip_0/USER_LOGIC_I/MP/Prof_Table/Mram_CacheMEM11>:<RAMB18E1_RA
MB18E1>. For TDP mode, REGCLKB should be tied off to 0 when DOB_REG is 0.
ERROR:PhysDesignRules:2108 - Issue with pin connections and/or configuration on
block:<jaip_0/jaip_0/USER_LOGIC_I/MP/Prof_Table/Mram_CacheMEM21>:<RAMB18E1_RA
MB18E1>. For TDP or SDP mode, REGCLKARDRCLK should be tied off to 0 when
DOA_REG is 0.
ERROR:PhysDesignRules:2105 - Issue with pin connections and/or configuration on
block:<jaip_0/jaip_0/USER_LOGIC_I/MP/Prof_Table/Mram_CacheMEM21>:<RAMB18E1_RA
MB18E1>. For TDP mode, REGCLKB should be tied off to 0 when DOB_REG is 0.

 

and so many similar error like this.

 

But Bitgen works well on EDK 13.1 if using ML507 , with the same custom  IP 

 

so I think my design is ok 

my MHS file is attached below

 

after reading AR 42000

http://www.xilinx.com/support/answers/42000.htm

I don't understand which XCO file should be modified

should I modified the XCO file under [EDK project folder] / implementation ?? 

Can someone explain that ?

Thanks

 

 

0 Kudos
1 Reply
Moderator
Moderator
8,007 Views
Registered: ‎04-17-2011

Re: ERROR:PhysDesignRules when executing Bitgen with ML605 Xilinx EDK 13.1

You have to open the .XCO file of the Chipscope Core (ILA) in your Project Folder and search for disable_save_keep. Change it to True and re-generate the cores.
Regards,
Debraj
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos