UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer sblee
Observer
8,157 Views
Registered: ‎02-05-2014

How can I use chipscope in vivado 14.2?

Hi!

I stduy FPGA using zc706 reference board.
Now I want to verificate my work by using chipscope.

But I know ICON don`t need in vivado.

I have four questions.

One. If I want to use chipscope, I generator both VIO and ILA??
I want to know difference of VIO and ILA.
Does VIO provie interface between JTAG and ILA??

Two. If I use only ILA and I want to check 'write data' of AXI,
Can I check by connecting probe of ILA and M_AXI_GP0_WDATA of processing_system7_0??

Three. Do I use double clock as clock of ILA or VIO??
If bus clock is 200 MHz, I must use 400 MHz for ILA or VIO??

 

Four. Can I use existing chipscope tool??

Document example only explans 'Hardware Manager' in vivado for debug.

 


Plz help me.

I am standing by.

0 Kudos
1 Reply
Moderator
Moderator
8,109 Views
Registered: ‎02-16-2010

Re: How can I use chipscope in vivado 14.2?

Have you referred to ug936? It is a tutorial to use ILA and VIO in VIVADO. it has a example design also.

In VIVADO, tool choses the sampling clock based on the logic created for the specific signal. If there is no related clock, you could chose a free running clock to sample it.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos