UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
16,157 Views
Registered: ‎12-04-2013

How to know number of gates in the design (XILINX ISE)?????

HI frds

      i have done my deisgn in virtex-6, generated bit file and i am getting output . but i want to know how many gates is there in my design.

 

  can you please tell me how to see number of gates that is Key feature for my design . because its an existing block i developed with new techniques so want to Prove my design has less gates compared to old design.

 

   so any body can help me??/

 

 

Thanks

Vinodh 

0 Kudos
10 Replies
Xilinx Employee
Xilinx Employee
16,155 Views
Registered: ‎08-01-2008

Re: How to know number of gates in the design (XILINX ISE)?????

you need to read utilization report

http://www.xilinx.com/support/answers/38927.html
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
16,152 Views
Registered: ‎12-04-2013

Re: How to know number of gates in the design (XILINX ISE)?????

hi Balkris,

 

can you please elabarate how can use report??

where i have to see in report???

 

 

Thanks

Vinodh 

0 Kudos
Xilinx Employee
Xilinx Employee
16,151 Views
Registered: ‎06-14-2012

Re: How to know number of gates in the design (XILINX ISE)?????

Hello Vinodh,

If you want to compare FPGA basic elements, then comparing post PAR utilization which will be available in PAR report file will give you a good insight.

 

In addition, There was a good old xapp on how to relate gates to FPGA resources.

 

http://www.xilinx.com/support/documentation/application_notes/xapp059.pdf

 

Hope this helps.

 

Regards

Sikta

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
16,147 Views
Registered: ‎06-14-2012

Re: How to know number of gates in the design (XILINX ISE)?????

You can find the information under Device Utilization summary in the .par file. This is automatically generated when you implement the design.

 

Attahing a screenshot for your reference.

 

Regards

Sikta

Capture.PNG
0 Kudos
16,137 Views
Registered: ‎12-04-2013

Re: How to know number of gates in the design (XILINX ISE)?????

HI Siktap,

 

    thanks for ur reply. but here we will come to know how many LUT and how many registers but i want to know in terms of gates????

 

 

Thanks

Vinodh

0 Kudos
Xilinx Employee
Xilinx Employee
16,134 Views
Registered: ‎06-14-2012

Re: How to know number of gates in the design (XILINX ISE)?????

Yes thats right. We dont have the number in gates as its dependent on architecture and also in logical implementation.

Thats why in earlier post, I mentioned abt the white paper that kid of gives some information.

 

Regards

Sikta

0 Kudos
16,132 Views
Registered: ‎12-04-2013

Re: How to know number of gates in the design (XILINX ISE)?????

HI Siktap,

      this document is good. with this i can understand approximate gate count. but i  am using virtex-6,can you please share it for virtex-6 fa,mily type???

 

Thanks

Vinodh

0 Kudos
Teacher eilert
Teacher
16,129 Views
Registered: ‎08-14-2007

Re: How to know number of gates in the design (XILINX ISE)?????

Hi Vinodh,

since I'm no Xilinx emplyee I can tell you the painful truth: FORGET IT!

 

You can find many long threads here and in comp.arch.fpga when you are searching for "gate equivalent" or "gate count".

 

To save your time, here's the short conclusion:

FPGAS are no ASICS. They just do not have gates.

So every attempt to do some gate equivalency estimation is just nonsense.

 

In the early days of FPGAs this was done sometimes for marketing purposes and to get ASIC designers in touch with FPGAs.

But then the devices just were plain LUTs and FFs.

Now you have BRAMs, DSP-Blocks and other Hardmacros (up to complete CPUs) in FPGAs and the LUTs have grown too.

 

Here's what to do if you want to compare two design alternatives:

Feed them both to an ASIC synthesis tool and also  to a FPGA synthesi tool.

Compare the results for ASICs and FPGAs .

It might happen that design A performs better in ASICs while design B performs better in FPGAs.

You see, the gate count would be even misleading when you would apply the ASIC gate count to some FPGA implementation.

 

Have a nice synthesis

  Eilert

 

 

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
16,122 Views
Registered: ‎06-14-2012

Re: How to know number of gates in the design (XILINX ISE)?????

Hi Vinodh

Unfortunately thats the only document. We dont have any for latest families.

 

Regards

Sikta

0 Kudos
Xilinx Employee
Xilinx Employee
9,852 Views
Registered: ‎08-13-2007

Re: How to know number of gates in the design (XILINX ISE)?????

I'm personally inclined to agree with Eilert here.

There are many of these threads (even here) but the short story is oranges != apples

0 Kudos