I came across this Paper from the 2000s. It describes a "reduced/fast Synthesis" Tool for the plain purpose of estimating the resources needed by
a system design and therefore the required FPGA to run it. It states the approach has found its way into ancient PlanAhead 10.1 . Has this functionality
been continued and brought over to Vivado?
Thanks for any help.