09-27-2016 08:40 PM
hello，I am using IBERT to test the GTP in Virtex5 board with ISE 12.4.I have GTP tile clock only ,and the frequency is 212.5MHz.but the IBERT for Virtex5 GTP seems to support 10~100MHz only.
How can I test the Virtex GTP with 212.5MHz GTP tile clock?
09-29-2016 06:16 AM
I have not tested this but the following approach may help.
Generate the IBERT design with the system clock set to the internal system clock frequency that will be used in the core (10MHz to 100MHz).
In the generated top file, instantiate a PLL or DCM between the input clock IBUFGDS and the BUFG that drives dclk into the IBERT design.
You may also need change the ucf constraints accordingly.
03-16-2017 12:25 AM
I tried to use the 212.5MHz GTP tile clock as the IBERT system clock with instantiating a PLL,but I faild.
The board I want to test has two kinds of GTP tile clock,one bank using 100MHz, and the other banks using 212.5MHz.There isn't any local system clock on the board.I just want to test the banks with 212.5MHz.
The IBERT system clock range is 10MHz~100MHz.If can I use the 100MHz GTP tile clock as the system clock?Would someone please show me step by step how it can be worked?
03-16-2017 09:02 AM
I want to rebuild the IBERT project manually,referring to the AR#31684 and AR#31685
question one:The ibert_v5gtp_powerup.xz in 31684_1.zip cannot be decompressed,does that matter?
question two:when I run the bat file,I cannot generate the ngd file,the error log is shown as below:
Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
"pll_refclk" of type "PLL_ADV". This attribute will be ignored.
ERROR:NgdBuild:604 - logical block 'U_ICON' with type 'icon_2_port' could not be
resolved. A pin name misspelling can cause this, a missing edif or ngc file,
case mismatch between the block name and the edif or ngc file name, or the
misspelling of a type name. Symbol 'icon_2_port' is not supported in target
ERROR:NgdBuild:604 - logical block 'iUseVioEq2.U_VIO' with type 'vio_ibertgtp'
could not be resolved. A pin name misspelling can cause this, a missing edif
or ngc file, case mismatch between the block name and the edif or ngc file
name, or the misspelling of a type name. Symbol 'vio_ibertgtp' is not
supported in target 'virtex5'.
ERROR:NgdBuild:455 - logical net 'control0<3>' has multiple driver(s):
pin control0<3> on block U_ICON with type icon_2_port,
pin O on block U_DRP_WRAP/U_DRP_ICON/control0_out623 with type MUXF7
What should I do to solve the problem?