UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
443 Views
Registered: ‎09-15-2008

Ultrascale plus debug PL only

Hi

we have zcu104; for test reason, we're using a simple design using PL only. We added debug logic via XDC and generated the bitstream. Board boots in JTAG mode and hw manager successfully connects and program bitstream. However hw ila is always in pre-trigger status. We routed few of the debug signals to some test point and they toggle, so we confirm that ila clock is up and running.

Any idea? Is there any procedure or script to run to enable PL only debug?

Thanks.

  Mariano

0 Kudos
2 Replies
Moderator
Moderator
413 Views
Registered: ‎02-09-2017

Re: Ultrascale plus debug PL only

Hi @mariano_severi,

 

My first bet would be that the ILA clock is not working properly, but since you have already tested it, I will discard it for now. Just for confirmation, where does that clock comes from and what is its frequency? Does it come from the PS side, or is it an oscillator directly connected to the PL side?

Another cause for this issue would be that the JTAG frequency is too high. It has to be at least two times slower than the ILA clock frequency. When connecting to your ZCU104, could you please select a very low JTAG frequency, and then reprogram the board and try again?

JTAG_Frequency.JPG

Thanks!

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Adventurer
Adventurer
387 Views
Registered: ‎09-15-2008

Re: Ultrascale plus debug PL only

Hi,

thanks for the suggestion. To reduce the Jtag frequency didn't help  but, indeed, we did a new project from scratch, same source files and it does work fine now. Not sure what could have gone wrong the first time. Anyway, thanks for the help and prompt reply.

Regards,

  Mariano