UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
06-12-2014 10:51 AM
I tried to implement the example design for the Virtex-7 Transeivers Wizard and inserted ILA into my design. I am able to compile and implement, however, when debugging, my outputs are not correct.
For example, the output for probe 1 is supposed to be gt0_error_count_i. Also if there are more transeivers added beyond gt0, they all just give a n_9_gt0_framecheck type of output.
08-05-2014 01:59 PM
Fixed it.
You have to 1. make sure to select "none" on Flatten Hiearchy in the Synthesis settings
2. make sure to mark_debug all signals youre probing before the main line of code.
go to pg. 19 here for how to:
That should do it, I think!
08-05-2014 01:59 PM
Fixed it.
You have to 1. make sure to select "none" on Flatten Hiearchy in the Synthesis settings
2. make sure to mark_debug all signals youre probing before the main line of code.
go to pg. 19 here for how to:
That should do it, I think!