UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
10,308 Views
Registered: ‎01-23-2012

Vivado Logic Analyzer trigger condition operator

I am only getting AND/NAND option in the Logic Analyzer GUI for a basic trigger setup. Running

set_property CONTROL.TRIGGER_CONDITION OR [get_hw_ilas hw_ila_1]

results in

ERROR: [Labtools 27-1388] Since this hw_ila [hw_ila_1] has multiple hw_probes, sharing the same ILA probe port, only trigger condition values AND/NAND are allowed.

 

The debug core is created entirely by the Set up debug wizard and looking in the constraints there are multiple debug ports created, one for each signal or bus. Why the error then?

0 Kudos
5 Replies
Moderator
Moderator
10,299 Views
Registered: ‎01-16-2013

Re: Vivado Logic Analyzer trigger condition operator

Hi,

This is know issue with Vivado 2013.1 and its fixed in Vivado latest release.

Which version you are targeting?

Vivado 2014.4 is available now for customer try using latest version.

Also to workaround this issue in older version, don't add one (concatenated) net to one probe more than once.

Thanks,
Yash
0 Kudos
Adventurer
Adventurer
10,282 Views
Registered: ‎01-23-2012

Re: Vivado Logic Analyzer trigger condition operator

It seems to be still present in 2014.3.1

0 Kudos
Moderator
Moderator
10,278 Views
Registered: ‎01-16-2013

Re: Vivado Logic Analyzer trigger condition operator

FYI.. 2014.4 is the latest version.

Did you tried the workaround not to probe net more than once?

If you still face this issue, share your test case and steps to reproduce this issue.


Thanks,
Yash
0 Kudos
Adventurer
Adventurer
10,271 Views
Registered: ‎01-23-2012

Re: Vivado Logic Analyzer trigger condition operator

The bug is still present in 2014.4. I tried the bitstream and debug probes file generated in 2014.3 in 2014.4.

I will have to look at the debug nets, I might be probing the same net from different hierarchy levels.

 

0 Kudos
Moderator
Moderator
10,257 Views
Registered: ‎01-16-2013

Re: Vivado Logic Analyzer trigger condition operator

Hi,

Just to narrow down the issue. Please probe few nets and check if problem persist or not?

Thanks,
Yash
0 Kudos