UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
11-04-2014 11:29 PM
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1432] Device xc7z030 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s) in it.
ERROR: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z030 (JTAG device index = 1) and the probes file D:/VHDL/cdma_aiv/ZYNQ_ADC_TRK/zynq/Ade_test_proj.runs/impl_1/debug_nets.ltx.
The core at location user chain=1 index=0 has different widths for ILA input port 0. Port width in the device core is 0, but port width in the probes file is 10.
Resolution: Make sure the device probes file is up-to-date, then re-program the device.
11-05-2014 12:24 AM
11-05-2014 08:56 PM
both .bit and .ltx are proper, still getting same error
11-07-2014 08:37 AM
11-10-2014 02:37 AM