UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
176 Views
Registered: ‎08-28-2019

WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device

Jump to solution

I added some debug core to capture the signal and I can see the core 'u_ila_0' was generated in IMPLEMENTATION. But when I click Generate Bitstream.  The core 'u_ila_0'  was dropped and the Tcl Console returned :

WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.

How can I solve this?

THANKS!

0 Kudos
1 Solution

Accepted Solutions
Highlighted
122 Views
Registered: ‎08-28-2019

Re: WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device

Jump to solution

I finally solved the problem. The reason I got the warning is that the frequency of Jtag is higher than the clock of debug core. So I solved it by changing the frequency of Jtag to lower.

View solution in original post

1 Reply
Highlighted
123 Views
Registered: ‎08-28-2019

Re: WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device

Jump to solution

I finally solved the problem. The reason I got the warning is that the frequency of Jtag is higher than the clock of debug core. So I solved it by changing the frequency of Jtag to lower.

View solution in original post