UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
548 Views
Registered: ‎09-20-2018

missing ILA slot

Jump to solution

Version: Vivado 2017.4

 

The ILA slot is missing. There are no data signals shown in the waveform viewer.

 

- ILA is configured as DATA AND TRIGGER

- ILA trigger are available and can be armed

- in Vivado Dashboard Options, Waveform is SET

- ILA is clocked from a clean clock signal, free running and within allowed ranges

- Bitstream and Debug probes files are loaded and matching

- ILA slot is in fact synthesised

 

I see no reason why it would be missing in the Waveform viewer - what could be the reason?

 

Screenshot from 2018-10-24 16-29-35.png

Tags (3)
0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
534 Views
Registered: ‎02-09-2017

Re: missing ILA slot

Jump to solution

Hi @jack.roundhouse,

 

If you click on the "+'" button on the top of the screen (close to the magnifying glass) does it show any signals available for you to add?

 

If not, please open your Synthesized Design and run the command write_debug_probes C:/Data/designProbes.ltx then open this file and check if the probes you had selected are correctly named there. 

 

If the file looks fine, please reprogram the FPGA with the bitstream you already had and this new LTX file.

 

Please let us know if that helps.

 

Thanks,

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
1 Reply
Moderator
Moderator
535 Views
Registered: ‎02-09-2017

Re: missing ILA slot

Jump to solution

Hi @jack.roundhouse,

 

If you click on the "+'" button on the top of the screen (close to the magnifying glass) does it show any signals available for you to add?

 

If not, please open your Synthesized Design and run the command write_debug_probes C:/Data/designProbes.ltx then open this file and check if the probes you had selected are correctly named there. 

 

If the file looks fine, please reprogram the FPGA with the bitstream you already had and this new LTX file.

 

Please let us know if that helps.

 

Thanks,

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos