UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer ayhamzedan
Observer
3,662 Views
Registered: ‎08-04-2016

Addding an IP core to the IP Catalog in PlanAhead. Error in XML file

I am trying to add my IP core that I generated using HLS into a design xmp file using PlanAhead.  The easiest way for me to do that was to directly generate a PCore using HLS which was not possible due to the fact that I have a BRAM and saxi interface in my design.

Therefore, I generated an IP CORE and desided to add it using PlanAhead to the bigger Hardware design.  However, when I try to add the IP to the IP catalog I get this error:

 

[IP_Flow 19-395] Problem reading IP File, Bad end of element xilinx:coreExtensions line 1: C:/Users/zedan/Desktop/ip_repo/myip_1.0/component.xml(1)

I attached my xml fiile as well.

I appreciate any help.

Thanks.

0 Kudos