UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor srkj990
Visitor
219 Views
Registered: ‎06-13-2019

CODING IN VIVADO HLS DESIGN

How to write c/cpp program for a verilog code for vivado hls design to create a new custom ip block 

 

Tags (2)
0 Kudos
2 Replies
Moderator
Moderator
214 Views
Registered: ‎03-16-2017

Re: CODING IN VIVADO HLS DESIGN

Hi @srkj990 ,

Check this tutorial. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug871-vivado-high-level-synthesis-tutorial.pdf

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
Highlighted
Scholar u4223374
Scholar
198 Views
Registered: ‎04-26-2015

Re: CODING IN VIVADO HLS DESIGN

Create a HLS project. Add a source file called "top.cpp" (you can call it anything, but putting for an example project having a top function in a file called top.cpp seems sensible). Insert this code:

void a(){}

Now go Project -> Project Settings, click the Synthesis section, and in the Top Function box put "a". Then:

 

Click "OK" to close the window.

Click the C Synthesis button to build your code

Click on the Export RTL button

Click "OK" to export the IP

 

All done! You now have a HLS IP core.