UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer ayhamzedan
Observer
2,841 Views
Registered: ‎08-04-2016

How do I generate a pcore to use in planAhead while using axi and bram

After finishing and synthesizing my design and finishing all the co-simulation steps, I wanted to generate a pcore for EDK so I can integrate my design to a bigger design on planAhead. 

However, I face this error :

 

@E [IMPL-103] Native AXI or BRAM interfaces are not supported during export format 'pcore'.
command 'ap_source' returned error code

Is there anyway to go around this? like generating a VDHL ip core, and rebuilding it as an EDK pcore?

0 Kudos