UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor mohan@rri
Visitor
7,178 Views
Registered: ‎07-04-2015

getting the following error for opencl code

make: *** No rule to make target `tb_stub.c', needed by `obj/tb_stub.o'.  Stop.

@E [SIM-1] 'csim_design' failed: compilation error(s).
4

while executing
"source D:/project2/opencl_kernel/proj_vadd/solution1/csim.tcl"
    invoked from within
"hls::main D:/project2/opencl_kernel/proj_vadd/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
@I [LIC-101] Checked in feature [VIVADO_HLS]

Tags (3)
0 Kudos
1 Reply
1,161 Views
Registered: ‎03-22-2016

Re: getting the following error for opencl code

Have you been able to clear this issue? I face another issue, will post a new message using opencl_kernel from samples.
0 Kudos