05-16-2019 01:06 AM
Thanks for reading through my query. I am using a block design generated from Vivado and integrating it with my custom design in Non Project mode i.e. through a tcl script.
I went through the followin AR https://forums.xilinx.com/t5/Vivado-TCL-Community/Block-Design-in-non-project-mode/m-p/484200#M1721 that helps me integrating the block design with the rest of my design.
1.) The block design resynthesizes every time I make changes in my custom design and do a rebuild. Is there a way to avoid that?
2.) I have exported the block design generation tcl script using write_bd_tcl command so that I don't have to keep the block design source files in my version control. So I do the below in my tcl script.
source gen_bd.tcl generate_target all [get_files <proj>.srcs/sources_1/bd/design_1/design_1.bd] read_vhdl -library work [ glob <proj>.srcs/sources_1/bd/design_1/hdl/design_1.vhd ]
Is there a check that I can place around this tcl code to avoid rebuilding the block design everytime. What should be checked for the same?
3.) I have included the wrapper file for block design in my filelist and kept it separately and do not generate it in gen_bd.tcl. Can the synthesis tool automatically locate the generated block design paths. (Sorry if it appears trivial, I am actually a newbie with Vivado)
05-16-2019 02:20 AM - edited 05-16-2019 02:21 AM
The feature you are looking for in all your questions is the use of IP cache
please refer to page no 13 of the following UG896
and sadly use of IP cache is not supported in Non-project mode.
05-16-2019 02:42 AM