UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
1,217 Views
Registered: ‎03-03-2017

TCL command to complete implementation after making a change

Jump to solution

Hi,

   I took a design in Vivado 2017.4 and opened the implemented design and made a couple of changes where I took an OBUF and disconnected it's net and reconnected the OBUF input to <const0>.   My question is that now that I made the change, how to I make it applied to the design where it gets placed and routed so I can update the bitstream?   Interestingly after I make the change nothing shows out of date.

Thanks.

Tim

0 Kudos
1 Solution

Accepted Solutions
1,803 Views
Registered: ‎03-03-2017

Re: TCL command to complete implementation after making a change

Jump to solution
Avrum,
Thanks for the quick reply. I think I understand.
I think I found a way to do what I am trying to do. I make the changes instead in the synthesized design, reset the implementation run and rerun implementation. That seemed to implement with the changes I made in synthesis.
Thanks.
Tim

View solution in original post

0 Kudos
2 Replies
Highlighted
Guide avrumw
Guide
1,205 Views
Registered: ‎01-23-2009

Re: TCL command to complete implementation after making a change

Jump to solution

Since you refer to the design as "implemented", I assume you are in project mode.

 

When you open an implemented design, you are essentially loading a copy of the design into memory. From there you can view it, and experiment with it, but from this point, there is no way to put any changes you make back into the project. The implemented design is the end goal of the project flow.

 

So the answer is you cannot put it back into the project.

 

However, what you do have is a design that is in memory. The only way to proceed from this point forward is essentially in non-project mode. You can manipulate the design, even making ECO changes (which is what you describe), which modifies the design currently in memory. From there, though, everything you do must be done through the non-project flow. If you have changed connectivity and now need to route the nets that have changed, you use the "route_design" command. If you want to "save" the design (and it is important to realize that this saving is no longer part of the "project") you can do a write_checkpoint to save a dcp file of your modified design (outside the project, so preferably outside the project directory). If you want to generate a bitstream, of the design, you can do the write_bitstream command.

 

But, as I said, all of this is outside the project flow. The design you are working with is no longer part of your project. It is for this reason that the project never indicates it is "out of date" - the implementation run was run, and none of the dependents of the run have changed, so nothing is out of date.

 

Avrum

0 Kudos
1,804 Views
Registered: ‎03-03-2017

Re: TCL command to complete implementation after making a change

Jump to solution
Avrum,
Thanks for the quick reply. I think I understand.
I think I found a way to do what I am trying to do. I make the changes instead in the synthesized design, reset the implementation run and rerun implementation. That seemed to implement with the changes I made in synthesis.
Thanks.
Tim

View solution in original post

0 Kudos