UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Observer zhuxuanlong
Observer
481 次查看
注册日期: ‎07-23-2019

使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答

make -f Makefile.e300artydevkit mcs
make -C /share/freedom/bootrom/xip romgen
echo /share/freedom/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v /share/freedom/rocket-chip/src/main/resources/vsrc/plusarg_reader.v /share/freedom/sifive-blocks/vsrc/SRLatch.v /share/freedom/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v /share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v /share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v > /share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.vsrcs.F
make[1]: Entering directory '/share/freedom/bootrom/xip'
dtc -I dts -O dtb -o /share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.dtb /share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.dts
/usr/local/riscv/toolchain/bin/riscv64-unknown-elf-gcc -march=rv32imac -mabi=ilp32 -O2 -std=gnu11 -Wall -I. -nostartfiles -fno-common -g -DXIP_TARGET_ADDR=0x20400000 -DDEVICE_TREE='"/share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.dtb"' -static -nostdlib -o /share/freedom/builds/e300artydevkit/xip.elf xip.S
/usr/local/riscv/toolchain/bin/riscv64-unknown-elf-objcopy -O binary /share/freedom/builds/e300artydevkit/xip.elf /share/freedom/builds/e300artydevkit/xip.bin
od -t x4 -An -w4 -v /share/freedom/builds/e300artydevkit/xip.bin > /share/freedom/builds/e300artydevkit/xip.hex
/share/freedom/rocket-chip/scripts/vlsi_rom_gen /share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.conf /share/freedom/builds/e300artydevkit/xip.hex > /share/freedom/builds/e300artydevkit/rom.v
make[1]: Leaving directory '/share/freedom/bootrom/xip'
mv /share/freedom/builds/e300artydevkit/rom.v /share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v
cd /share/freedom/builds/e300artydevkit; vivado \
-nojournal -mode batch \
-source /share/freedom/fpga-shells/xilinx/common/tcl/vivado.tcl \
-tclargs \
-top-module "E300ArtyDevKitFPGAChip" \
-F "/share/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.vsrcs.F" \
-ip-vivado-tcls "" \
-board "arty"

****** Vivado v2018.2 (64-bit)
**** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
**** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /share/freedom/fpga-shells/xilinx/common/tcl/vivado.tcl
# set scriptdir [file dirname [info script]]
# source [file join $scriptdir "prologue.tcl"]
## set ip_vivado_tcls {}
## while {[llength $argv]} {
## set argv [lassign $argv[set argv {}] flag]
## switch -glob $flag {
## -top-module {
## set argv [lassign $argv[set argv {}] top]
## }
## -F {
## # This should be a simple file format with one filepath per line
## set argv [lassign $argv[set argv {}] vsrc_manifest]
## }
## -board {
## set argv [lassign $argv[set argv {}] board]
## }
## -ip-vivado-tcls {
## set argv [lassign $argv[set argv {}] ip_vivado_tcls]
## }
## -pre-impl-debug-tcl {
## set argv [lassign $argv[set argv {}] pre_impl_debug_tcl]
## }
## -post-impl-debug-tcl {
## set argv [lassign $argv[set argv {}] post_impl_debug_tcl]
## }
## default {
## return -code error [list {unknown option} $flag]
## }
## }
## }
## if {![info exists top]} {
## return -code error [list {--top-module option is required}]
## }
## if {![info exists vsrc_manifest]} {
## return -code error [list {-F option is required}]
## }
## if {![info exists board]} {
## return -code error [list {--board option is required}]
## }
## set commondir [file dirname $scriptdir]
## set boarddir [file join [file dirname $commondir] $board]
## source [file join $boarddir tcl board.tcl]
### set name {arty}
### set part_fpga {xc7a35ticsg324-1L}
### set part_board {digilentinc.com:arty:part0:1.1}
### set bootrom_inst {rom}
## set constraintsdir [file join $boarddir constraints]
## set srcdir [file join $commondir vsrc]
## set wrkdir [file join [pwd] obj]
## set ipdir [file join $wrkdir ip]
## create_project -part $part_fpga -force $top
WARNING: [Device 21-436] No parts matched 'xc7a35ticsg324-1L'
ERROR: [Coretcl 2-106] Specified part could not be found.

while executing
"source [file join $scriptdir "prologue.tcl"]"
(file "/share/freedom/fpga-shells/xilinx/common/tcl/vivado.tcl" line 7)
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 15:39:10 2019...
common.mk:81: recipe for target '/share/freedom/builds/e300artydevkit/obj/E300ArtyDevKitFPGAChip.bit' failed
make: *** [/share/freedom/builds/e300artydevkit/obj/E300ArtyDevKitFPGAChip.bit] Error 1

0 项奖励
1 个已接受解答

已接受的解答
Xilinx Employee
Xilinx Employee
441 次查看
注册日期: ‎02-28-2019

回复: 使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答

只要是支持的系统,问题不大。

在Add Design Tools or Devices 中安装7系列器件。

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
6 条回复6
Xilinx Employee
Xilinx Employee
478 次查看
注册日期: ‎02-28-2019

回复: 使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答

Hi @zhuxuanlong ,

log显示找不到您指定的器件,您可以检查一下是否安装了相关器件---xc7a35ticsg324-1L。

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 项奖励
Observer zhuxuanlong
Observer
466 次查看
注册日期: ‎07-23-2019

回复: 使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答

我安装了还是不行,看了一下boardfile里面都有这个单板

cp -rv ./vivado-boards/new/board_files/* /opt/Xilinx/Vivado/2018.2/data/boards/board_files/

 

我搜索了一下vivado里面的board_files

/opt/Xilinx/Vivado/2018.2/data/boards/board_files/arty/C.0# cat board.xml | grep "xc7a35ticsg324-1L"
<component name="part0" display_name="Arty" type="fpga" part_name="xc7a35ticsg324-1L" pin_map_file="part0_pins.xml" vendor="xilinx"

0 项奖励
Xilinx Employee
Xilinx Employee
461 次查看
注册日期: ‎02-28-2019

回复: 使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答

在vivado新建工程中能找到这个器件或这个board吗?

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 项奖励
Observer zhuxuanlong
Observer
444 次查看
注册日期: ‎07-23-2019

回复: 使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答
看不到。也就是vivado看不到board_files下面的单板,我重启了系统还是一样。我的ubuntu系统是中文的,这块跟中文有关系么?
0 项奖励
Xilinx Employee
Xilinx Employee
442 次查看
注册日期: ‎02-28-2019

回复: 使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答

只要是支持的系统,问题不大。

在Add Design Tools or Devices 中安装7系列器件。

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
Observer zhuxuanlong
Observer
424 次查看
注册日期: ‎07-23-2019

回复: 使用Xilinx_Vivado_SDK_2018.2_0614_1954编译Freedom的E300 Arty报错,请帮忙看一下,谢谢!

转到解答
嗯,安装后重启vivado可以了。谢谢!
0 项奖励