UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Historian
Historian
83 次查看
注册日期: ‎01-23-2009

回复: 请问综合后时序报告WHS为负该如何解决

Hold time violations are only fixed during the route phase - small hold violations (like these) after synthesis can be ignored.

Avrum

0 项奖励
2 条回复2
Highlighted
Observer chourching
Observer
134 次查看
注册日期: ‎12-19-2018

请问综合后时序报告WHS为负该如何解决

 
QQ截图20190425150331.png
0 项奖励
Xilinx Employee
Xilinx Employee
127 次查看
注册日期: ‎02-27-2019

回复: 请问综合后时序报告WHS为负该如何解决

HI @chourching 

Synthesis 后的时序违例不是最终的结论,可以ignore。从你的时序报告来看,工具可以在implementation中修正这些违例。总的来说,问题不大。