05-14-2017 05:55 PM
No. To do that, HLS would need to insert a debug core to trace every signal inside the block at runtime, which would take far more resources than the FPGA had available.
Apart from things outside of HLS's control (eg. congestion on the AXI buses, stream masters or slaves not being ready) the analysis displayed after synthesis should be correct. Are you seeing major differences?