UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
05-19-2017 08:28 AM
Hello,
I trying to interface 80MHz ADC with Artix-7 FPGA (XC7A200T).
I used "IDELAYCTRL" in my design for IDELAY2. Pls. see the snapshot of the "Implementation", "warning message", and source code.
In implementation, it looks "IDELAYCTRL" routed properly, but why it shows, warning!
I am having timing problem on capturing ADC output!
I am glad for your valuable reply.
05-19-2017 09:33 AM
@syed_radiation I don't think you need to place IDELAYCTRL cells. In any case if the yellow highlighted line is where you set the LOC property, label doesn't really seem like a valid site for a xilinx fpga. You can see what the site is by looking at the properties of the placed cell.
05-19-2017 09:33 AM
@syed_radiation I don't think you need to place IDELAYCTRL cells. In any case if the yellow highlighted line is where you set the LOC property, label doesn't really seem like a valid site for a xilinx fpga. You can see what the site is by looking at the properties of the placed cell.
05-19-2017 10:02 AM
Hello,
I defined variable as below:
generic (
C_OnChipLvdsTerm : integer := 1;
C_AdcUseIdlyCtrl : integer := 1;
C_AdcIdlyCtrlLoc : string ;
C_BufioLoc : string ;
C_BufrLoc : string ;
C_AdcChnls : integer := 16; -- Number of ADC in a package
C_AdcBits : integer := 14
);
I didn't assign specific location in fabric. Anyway, when I comment it out below line
-- attribute LOC of AdcToplevel_I_IdlyCtrl_0 : label is C_AdcIdlyCtrlLoc;
Still I have same warning message.
Thanks for your kind reply.