cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
dhairya
Visitor
Visitor
3,227 Views
Registered: ‎07-18-2016

Customized Tandem Configuration on KC705

Hello,

I wish to develop my own combination of tandem configuration of using the on board QSPI for 1st stage bitstream and loading the driver for my external device(memory) to load the 2nd stage bitstream.

As i wish to use only RTL(PL section) for my first stage bitstream.

 

1. Load the first stage bitstream on QSPI on power on the FPGA will start executing the first stage bitstream which will start reading the data from my external device and forward the data to ICAPE primitive. Once the ICAPE2 primitive loads this bitstream into the configuration area, i am all good.

 

My qustions:

1. Is my approach right?

2. I am confused about where does the output of ICAPE2 primitive is connected to, considering the input is from my external device? What i see on vivado is ICAPE2 is a normal port with input, output and clock.

 

Thanks.

0 Kudos
Reply
1 Reply
umamahe
Xilinx Employee
Xilinx Employee
3,106 Views
Registered: ‎08-01-2012

The following application note http://www.xilinx.com/support/documentation/application_notes/xapp1179-tandem-config-pcie.pdf is useful reference for you

________________________________________________

Please mark this post as an "Accept as solution" in case if it helped to resolve your query. So that it will help to other forum users to directly refer to the answer.

Give kudos to this post in case if you think the information is useful and reply oriented.

0 Kudos
Reply