UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
4,886 Views
Registered: ‎06-15-2015

Customizing the Block Memory Generator IP in Vivado.

Hello!

 

I am using block memory generator IP in my design for a specific application. 

 

Mode: Stand Alone
Memory type: Single Port RAM
Operating mode: Write First

 

This is the timing diagram for the write first mode (according to the specs).

 

write first.JPG

 

When ENA and WEA are both enabled, I am unable to get DINA = DOUTA. Could anyone please look into this.

 

Thanks,

Vinay

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
4,850 Views
Registered: ‎04-16-2012

Re: Customizing the Block Memory Generator IP in Vivado.

Hi @vinaygattu

 

Can you share your block memory generator .xci file and simulation snapshot here?

 

Thanks,

Vinay

--------------------------------------------------------------------------------------------
Have you tried typing your question in Google? If not you should before posting. Also, MARK this is as an answer in case it helped resolve your query/issue.Give kudos to the post that helped you to find the solution.
0 Kudos
Contributor
Contributor
4,763 Views
Registered: ‎06-15-2015

Re: Customizing the Block Memory Generator IP in Vivado.

Hi @vuppala,

 

This is the snapshot of the block design. I am unable to perform simulation as I am facing few errors.

I've attached the .xci file. 

 

blockmem.JPG

 

Required working is whenever I click on the push button, the LED should blink.

 

Thanks,

Vinay

0 Kudos